

---

# E&CE 327 Midterm

2011t1 (Winter)

---

## Instructions and General Information

- 100 marks total. Time limit: 1 hour, 20 minutes
- No books, no notes, no computers. Calculators are allowed
- If you need extra paper, request some from a proctor.
- Write neatly. To earn partial credit, you must show the formulas you are using and all of your work.
- The proctors and instructors will not answer questions, except in cases where an error on the exam is suspected. If you are confused about a question, write down your assumptions or interpretation.
- Justifications of answers will be marked according to correctness, clarity, and conciseness.

		Total Marks	Approx. Time	Page
Q0	!!Almost Free!!	<input type="text"/>	2	2
Q1	VHDL Semantics	<input type="text"/>	24	15
Q2	The Return of the Three	<input type="text"/>	25	20
Q3	Dataflow Diagrams	<input type="text"/>	26	20
Q4	Performance	<input type="text"/>	25	20
Totals		<input type="text"/>	100	77

Name: \_\_\_\_\_

UWuserid: \_\_\_\_\_

**Q0 (2 Marks) !!Almost Free!!***(estimated time: 2 minutes)***Q0a (1 Mark) Best part**

What is the best part of the course?

**Q0b (1 Mark) Most improve**


What one thing could be done to most improve the course for the remainder of the term?

**Potentially useful information**

$$\log_x y = \frac{\log y}{\log x}$$







## Q2 (25 Marks) The Return of the Three

(estimated time: 20 minutes)

### NOTES:

1. For each of the code fragments Q2a–Q2e, answer whether the code is legal VHDL.
2. If the code is legal VHDL, answer whether it is synthesizable.
3. If the code is synthesizable, answer whether it adheres to good coding practices, according to the guidelines for E&CE 327.
4. If the the code is not legal, or is not synthesizable, or does not follow good coding practices, explain why.
5. Each of the code fragments is the body of an architecture.
6. The signals are declared as follows:

```
clk, a, b, c, d, d0, d1, q, x, y : std_logic
m, n                             : unsigned(3 downto 0)
```

#### Q2a

```
process (clk) begin
  if rising_edge(clk) then
    q <= d0;
  else
    q <= d1;
  end if;
end process;
```

	Yes	No
Legal	<input type="checkbox"/>	<input type="checkbox"/>
Synthesizable	<input type="checkbox"/>	<input type="checkbox"/>
Good practice	<input type="checkbox"/>	<input type="checkbox"/>

Explanation: \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

#### Q2b

```
process (a, b, c) begin
  if a = '1' then
    x <= b and c;
    y <= b or c;
  else
    y <= not b;
  end if;
end process;
```

	Yes	No
Legal	<input type="checkbox"/>	<input type="checkbox"/>
Synthesizable	<input type="checkbox"/>	<input type="checkbox"/>
Good practice	<input type="checkbox"/>	<input type="checkbox"/>

Explanation: \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

#### Q2c

```
m(0) <= n(0);
m_for : for i in 1 to 3 generate
  process ( m, n ) begin
    m(i) <= m(i-1) xor n(i);
  end process;
end generate;
```

	Yes	No
Legal	<input type="checkbox"/>	<input type="checkbox"/>
Synthesizable	<input type="checkbox"/>	<input type="checkbox"/>
Good practice	<input type="checkbox"/>	<input type="checkbox"/>

Explanation: \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

**Q2d**

```

process begin
  clk <= '0';
  wait for 10 ns;
  clk <= '1';
  wait for 10 ns;
end process;

```

	Yes	No
Legal	<input type="checkbox"/>	<input type="checkbox"/>
Synthesizable	<input type="checkbox"/>	<input type="checkbox"/>
Good practice	<input type="checkbox"/>	<input type="checkbox"/>

Explanation: \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

**Q2e**

```

process ( a, n ) begin
  if a = '1' then
    m <= to_unsigned( 0, 4 );
  else
    m <= n + 1;
  end if;
end process;
process ( a, m ) begin
  if a = '1' then
    n <= to_unsigned( 0, 4 );
  else
    n <= m + 2;
  end if;
end process;

```

	Yes	No
Legal	<input type="checkbox"/>	<input type="checkbox"/>
Synthesizable	<input type="checkbox"/>	<input type="checkbox"/>
Good practice	<input type="checkbox"/>	<input type="checkbox"/>

Explanation: \_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_

### Q3 (26 Marks) Dataflow Diagrams


(estimated time: 20 minutes)

For each of the code fragments A, B, C, and D on the next page, answer whether the code fragment has the same behaviour as the dataflow diagram below.

If a VHDL code fragment does *not* have the same behaviour as the dataflow diagram, give the first signal (**r1**, **r2**, **r3**, or **o1**) and clock cycle where the behaviour differs, where clock cycles are counted from the first data values being on the inputs at cycle 0.

#### NOTES:

1. "Same behaviour" means that the registers and the output have the same values as in the dataflow diagram at the end of each clock cycle.
2. Each of the VHDL code fragments is legal, synthesizable VHDL.
3. The signal `clk` is declared as `std_logic` and each of the other signals is declared as `unsigned(7 downto 0)`.
4. Each of the code fragments is the body of an architecture.





## Code fragment A

```

1  process begin
2    wait until rising_edge(clk);
3    r1  <= i1;
4    r2  <= i2;
5    r3  <= i3;
6    add1 <= r1 + r2;
7    add2 <= add1 + r3;
8    wait until rising_edge(clk);
9    r2  <= i2;
10   r3  <= add2;
11   add1 <= r1 + r2;
12   add2 <= add1 + r3;
13   wait until rising_edge(clk);
14   r2  <= i2;
15   r3  <= add2;
16   add1 <= r2 + r3;
17   o1  <= add1;
18 end process;
```

Same behaviour		First difference	
Yes	No	Signal	Cycle
<input type="checkbox"/>	<input type="checkbox"/>	_____	_____

## Code fragment B

```

1  process begin
2    wait until rising_edge(clk);
3    r1 <= i1;
4    r2 <= i2;
5    r3 <= i3;
6    wait until rising_edge(clk);
7    r2 <= i2;
8    r3 <= r1 + r2 + r3;
9    wait until rising_edge(clk);
10   r2 <= i2;
11   r3 <= r1 + r2 + r3;
12 end process;
13 o1 <= r2 + r3;
```

Same behaviour		First difference	
Yes	No	Signal	Cycle
<input type="checkbox"/>	<input type="checkbox"/>	_____	_____

## Code fragment C

```

1  process begin
2    wait until rising_edge(clk);
3    r1  <= i1;
4    wait until rising_edge(clk);
5    wait until rising_edge(clk);
6 end process;
7  process begin
8    wait until rising_edge(clk);
9    r2  <= i2;
10   wait until rising_edge(clk);
11   r2  <= i2;
12   wait until rising_edge(clk);
13   r2  <= i2;
14 end process;
15 process begin
16   wait until rising_edge(clk);
17   r3  <= i3;
18   wait until rising_edge(clk);
19   r3  <= r1 + r2 + r3;
20   wait until rising_edge(clk);
21   r3  <= r1 + r2 + r3;
22 end process;
23 o1 <= r2 + r3;
```

Same behaviour		First difference	
Yes	No	Signal	Cycle
<input type="checkbox"/>	<input type="checkbox"/>	_____	_____

## Code fragment D

```

1  process begin
2    wait until rising_edge(clk);
3    r1  <= i1;
4 end process;
5  process begin
6    wait until rising_edge(clk);
7    r2  <= i2;
8 end process;
9  process begin
10   wait until rising_edge(clk);
11   r3  <= i3;
12   wait until rising_edge(clk);
13   r3  <= add2;
14   wait until rising_edge(clk);
15   r3  <= add2;
16 end process;
17 add1 <= r1  + r2;
18 add2 <= add1 + r3;
19 o1  <= r2 + r3;
```

Same behaviour		First difference	
Yes	No	Signal	Cycle
<input type="checkbox"/>	<input type="checkbox"/>	_____	_____

## Q4 (25 Marks) Performance

(estimated time: 20 minutes)

You are developing a new design of the Waterluvian filter that will be implemented on an FPGA chip (the definition of a Waterluvian filter is irrelevant to this question). Your project leader just returned from a conference where she learned about a new FPGA chip. She has asked you to analyze the tradeoffs between remaining with your current FPGA chip, or delaying the project and switching to the new chip.

- The current prediction is that with the current FPGA chip, the average Waterluvian filter at the time you complete the project will have the 5% more area than your filter and be 25% faster than your filter.
- The average *performance* of Waterluvian filters doubles every 24 months.
- The average *area* of the circuits that implement Waterluvian filters has remained constant over time.
- The new FPGA chip claims that it will provide a 20% improvement in clock speed with just 85% of the area of the FPGA chip you are using now.
- The *optimality* of Waterluvian filters is measured by the ratio of performance to area.

If you keep your design the same and switch to the new chip, how long can you delay your project and have an *optimality* that is at least 7% more than the average *optimality* at the time you complete the project?

If you cannot achieve an optimality that is 7% more than the average, then calculate the optimality of your filter compared to the average if you use the new FPGA chip and delay the project by four months.

If you do not know how to answer the question for optimality, you may earn part marks by writing a  $\surd$  in the box at the end of this question and answering the question for *performance* rather than optimality.

I am answering for *performance*, not optimality

