First Name

Last Name

First letter of last name

UW Userid

ECE 327 Midterm

2014t2 (Spring)

Instructions and General Information

- 100 marks total
- Time limit: 1 hour and 20 minutes (80 minutes)
- No books, no notes, no computers. Calculators are allowed
- If you need extra paper, request some from a proctor.
- Write neatly.
- To earn part marks, you must show the formulas you use and all of your work.
- The proctors and instructors will not answer questions, except in cases where an error on the exam is suspected. If you are confused about a question, write down your assumptions or interpretation.
- Justifications of answers will be marked according to correctness, clarity, and concision.

		 Total Marks	Approx. Time	Page
Q0	!!Almost Free!!	2	2	2
Q1	VHDL Semantics	10	7	3
Q2	The Yellow, the Red, and the Goaaallll!!!!!	20	10	4
Q3	Area Analysis	15	10	7
Q4	Function Table and Encoding	15	15	8
Q5	State Machine	20	15	11
Q6	Design with Memory	20	15	12
Tota	ls	100	74	

Q0 (2 Marks) !!Almost Free!!

(estimated time: 2 minutes)

Q0a (1 Mark) Best part

What is the best part of the course?

Q0b (1 Mark) Most improve

What one thing could be done to most improve the course for the remainder of the term?

Q0

(10 Marks) VHDL Semantics **Q1**

(estimated time: 7 minutes)

Is it possible for a simulation round not to contain any delta cycles? Justify your answer in terms of VHDL simulation semantics.

O2 (20 Marks) The Yellow, the Red, and the Goaaallill!!!!

(estimated time: 10 minutes)

For each of the code fragments Q2a–Q2d:

- 1. Answer whether the code is *legal*
- 2. If the code is *illegal*: explain why, and proceed to the next code fragment.
- 3. Answer whether the code is synthesizable.
- 4. If the code is *unsynthesizable*: explain why, and proceed to the next code fragment.
- 5. Answer whether the code adheres to good coding practices, according to the guidelines for ECE 327.
- 6. If the code does not follow good coding practices: explain why.
- 7. If the code does *follow good practices*: draw the circuit that would most likely result from synthesizing the code.

NOTES:

- 1. If the VHDL code includes an implicit state machine: draw the gates, wires, and flops for the datapath. All of the arithmetic and logical operators in the VHDL code (e.g., "+", "-", "<", and "xor") are considered part of the datapath.
- 2. You may draw the control portion of the circuit as a cloud or black-box that drives the appropriate signals in the datapath.
- 3. The signal declarations are:

: std_logic; clk : unsigned(7 downto 0); a, b m, n, p : std_logic_vector(0 to 3);

Code fragments begin on next page

ECE 327 Name _

(2	2
~	×	<u> </u>

Q2a for i e i e p end	i fy nd fn fn (nd (i)	: f es j) gen o : i) gen <=	or <= : era if <= : era m(i i f i p(3 te; i p(i te; i)	n 0 =); /= -1) xor	to 0 g 0 g ; n(:	3 ene ene	gen rat	erat e	te		Leg Syr Go	gal nthes od P	sizał Pract	ole ice	Ye	S	No				
Exp	lana	tion	or d	, rawi	ing:																	
F					8.																	
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
02h	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	* Ve	÷	* No	+	+	+	+
pro	ces	s b	egi	n								Les	val									
a	<=	(0)	the	rs	=>	' 0 ');	(2)	I-) -			Svi	thes	sizał	ole		1					
w l e end	oop a wa nd pr	<pre>un <= it it loo oce</pre>	a + unt p; ss;	1; il	ris	g_e	_ed	(CI.	k); clk);		Go	od P	ract	ice							
Exp	lana	tion	or d	rawi	ing:																	
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

<pre>Q2c b <= a + 1; process (clk) begin if rising_edge(clk) then a <= b; end if; end process; Explanation or drawing:</pre>													Leg Syr Goo	al thes d P	sizab racti	le ce	Ye	S	No					
	pre)1 GI																				
	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
	*	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+ NT	+	+	+	+	+
	<pre>Q2d process (clk) begin if rising_edge(clk) then a <= b; end if; if rising_edge(clk) then b <= a + 1; end if; end process;</pre>																							
pr en Ex	if en if en d pla	ess ri di ri b < di pro	<pre>(c .sin f; .sin a.f; .f; .ces ion (</pre>	slk) ng_e , ng_e , + ss; or dr	be edge edge 1; rawii	egir e(c] e(c] ng:	ı lk) lk)	the	en				Leg Syr Goo	al thes d P	sizab racti	le ce								
pr en Ex	roc if en if en d xpla	ess ri di ri b < di prc unati	(c sin f; sin f; oces on on t	ilk) ig_e ig_e ig_e is; or dr	be edge 1; rawin	egir ≥(c] e(c] ng:	lk) Lk)	the the	en	+	+	+	Leg Syr Goo	al thes d P	sizab racti	le ce	+	+	+	+	+	+	+	+
pr en Ex	roc if en if en d xpla	ess ri a < d i ri b < d i prc unati	<pre>(c .sin .sin .f; .sin .sin .f; .ces .f; .oces .f;</pre>	ilk) ig_e ig_e is; or dr	be edge 1; rawin	egir e(c] e(c] ng:	n Lk) Lk) +	the the	en en	+	+	*	Leg Syr Goo	al othes od P	sizab racti	le ce	+	+	+	+	+	*	+	*
er Ex	roc if en if en d xpla *	ess ri a < d i ri b < d i prc nnati *	<pre>(cc (cc (cc (cc (cc (cc (cc (cc (cc (cc</pre>	<pre>:1k) ug_e ug_e ug_e :; :s; pr dr * * *</pre>	beedgeedgee1;	egir ⇒ (c] ⇒ (c] ng: + + +	1 lk) lk) * *	the the *	en en * *	+ +	* *	* *	Leg Syr God	al thes od P	sizab tracti	le ce * *	+ +	+ + +	*	* *	+ +	+ +	+ +	* *
er Ex	<pre>coc if en if en if en ad xpla * * * *</pre>	esss rii a < d i rii b < d i prc unati	<pre>(cc.sin = b f; sin = a f; oces on (* * *</pre>	<pre>:1k) ug_e ;; ug_e+ :s; pr dr+++++++</pre>	be edge edge 1; awin	egir ⇒ (c] ⇒ (c] ng: + + + +	1 lk) lk) * * *	the the * *	en en * * *	+ + +	* * *	• • •	Leg Syr Goo	al thes od P	sizab racti + + +	* * *	+ + +	+ + +	+ + +	* * *	+ + +	* * *	* * *	* * *
er Ex	<pre>coc if en if en id cpla * * * * * * * *</pre>	esss rii a < d i rii b < d i prc nnati * * *	<pre>(cc.sin = b f; sin = a f; cces f; oces aon(* * * * *</pre>	<pre>:1k) g_e g_e :s; or dr * * *</pre>	be edge edge 1; awin	egir e(c] e(c] ng: + + + +	1 lk) lk) * * * *	the the * * *	en • • • •	+ + + + +	* * *	* * *	Leg Syr Goo * * *	al tthes od P	sizab racti + + + + + +	+ + + + + +	+ + + +	+ + + +	+ + + +	* * *	* * *	* * *	* * *	* * *
er Ex	coc if en if en id cpla * * * *	esss rii a < d i rii b < d i prc nati	<pre>: (cc.sin := b f; .sin := a f; .cc.sin f; .cc.sin * * * * * * *</pre>	<pre>:1k) ig_e ig_e :; ag_e :; as; or dr * * * * * * * * * * * * * * * * * * *</pre>	be edge 1; awin * *	egir egir	1 lk) lk) * * * * *	the the * * * *	en • * • * •	* * * *	* * * *	* * * * *	Leg Syr Goo * * * *	al thes od P + + + + + + +	sizab racti + + + + + + + +	le ce * * * *	+ + + + +	+ + + +	+ + + +	* * * *	* * * *	* * * *	* * * *	+ + + + +
er Ex	<pre>coc if en if en d cpla * * * * * * * * *</pre>	esss ri a < d i ri b < d i prc unati	<pre>; (cc.sin ;= b f; sin ;= a f; cces ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;</pre>	<pre>:1k) ig_e ig_e ig_e :; ag_e :; ag_e :; ag_e :; ag_e :; ag_e :; ag_e :; agg_e :;</pre>	be edge 1; awin	egir egir (c] egir	n lk) lk) * * * * * * *	the the * * * * *	en en * * * * *	* * * * * *	* * * * *	* * * * * * *	Leg Syr God * * * * *	al thes od P + + + + + + + + +	sizab racti + + + + + + + + + +	hle ce * * * * * * *	+ + + + + +	* * * * *	+ + + + +	· · · · · · · · · · · · · · · · · · ·	* * * * * *	* * * * * *	* * * * * *	* * * * *
er Ex	<pre>coc if en if en ud cpla * * * * * * * * * *</pre>	esss rii a < d i ri b < d i prc unati	<pre>; (csin sin f; sin ;= a f; soces ion (* * * * * * * *</pre>	<pre>:1k) ig_e ig_e ;; ig_e ;; ag_e; ;;</pre>	be edge 1; awin	egir egir	n lk) lk) * * * * * * *	the the * * * * * *	en + + + + + + + + +	* * * * * *	* * * * * *	* * * * * *	Leg Syr Goo * * * * * * *	al thes od P	sizab racti + + + + + + + + + +	hle ce * * * * * * * *	+ + + + +	* * * * * * * * *	+ + + + + +	* * * * * *	+ + + + + +	* * * * * *	* * * * * *	* * * * * * *
er Ex	<pre>coc if if en if en id xpla * * * * * * * * * * * * * *</pre>	esss rii a < d i ri b < d i prc unati * * * * * * *	<pre>(cc.sin = bf; f; sin = a f; cces f; cces f; * * * * * * * * * * * * * * * * * *</pre>	<pre>:1k) ig_e ;; ig_e :s; or dr * * * * * * * * *</pre>	beedge edge 1; awin	egir e(c] e(c] ng: + + + + + + + + + + + +	n lk) lk) * * * * * * * *	the the * * * * * * *	en en * * * * * * * *	* * * * * * *	* * * * * * * *	* * * * * * *	Leg Syr Goo * * * * * * * * *	al thes od P	sizab racti + + + + + + + + + + + +	ble ce * * * * * * * * * * * *	+ + + + + + +	* * * * * * * * * *	+ + + + + + +	* * * * * * * *	* * * * * * * *	* * * * * * *	* * * * * * *	* * * * * * * *

Q3 (15 Marks) Area Analysis

(estimated time: 10 minutes)

Calculate the mininum number of FPGA cells needed to implement the VHDL code below.

NOTES:

- 1. The signals ab_sel and cd_sel are std_logic.
- 2. The signals a, b, c, d, e, k, m, n, p, and z are 12-bit unsigned.
- 3. Optimizations are allowed, so long as the externally visible input-to-output behaviour of the system does not change.
- 4. For full marks, you must justify your answer with a drawing and/or text.

```
k <= a when ab_sel = '1' else b;
m <= c when cd_sel = '1' else d;
process (clk) begin
    if rising_edge(clk) then
        n <= k + m;
        p <= e;
        z <= n + p;
    end if;
end process;
```

Number of FPGA cells:



Justification:

ECE	327	,	Na	ame									. UV	/Use	erid .					(pa	ge 7	of 1	3)
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

Q4 (15 Marks) Function Table and Encoding

(estimated time: 15 minutes)

This question will examine a function table and encoding for the pseudocode specifications of y and z given below.

NOTES:

1. Inputs:

- The signal a is a std_logic_vector that is a one-hot encoding of a size; where the size is either small, medium, or large.
- The signal b is a 3-bit unsigned

2. Outputs:

- The signal y is a color, which is one of red, blu, or grn
- The signal z is a 8-bit unsigned.

3. Any condition not defined by the specifications below is a don't care.

```
if b then if a == sm or a == md then {
  y = blue; if b then
  elsif a == lg then z = 3;
  y = grn; else
    z = 5;
  y = red; } # there intentionally is not an else clause
```

Q4a (3 Marks) One-Hot Encoding

Define the encoding for a.

NOTES:

1. The table shows 5 bits for a, if you do not need all 5 bits, draw an \times through the label of any bits that you do not need (*e.g.*, $a_{1}(e)$).

					. . .
	a(4)	a(3)	a(2)	a(1)	a(0)
small					
medium					
large					

Q4b (6 Marks) Function Table

Draw one function table that defines the behaviour of both $\ensuremath{\mathtt{y}}$ and $\ensuremath{\mathtt{z}}.$

NOTES:

1. Requirement: Each output value shall appear in exactly one cell.

Extra copy of specifications:

 	ause
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
 i. i. i	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
• • • • • • • • • • • • • • • • • • •	
. <td></td>	
* *	
* *	
* * <td></td>	
* * <td></td>	
• • • • • • • • • • • • • • • • • • •	
* * * * * * * * * * * * * * * * * * * *	
* * * * * * * * * * * * * * * * * * * *	
* * * * * * * * * * * * * * * * * * * *	
* * * * * * * * * * * * * * * * * * * *	
* * * * * * * * * * * * * * * * * * * *	
· · · · · · · · · · · · · · · · · · ·	
* * * * * * * * * * * * * * * * * * * *	

Q4c (6 Marks) Code

Using your encoding for a, write if-then-else statements, in either VHDL or pseudocode, for \rm_Y and $\rm_Z.$

NOTES:

1. Optimization goal: Minimize the total cost of the conditions:

- Each if-then-else statement has a cost of 1
- Each AND, OR, and NOT has a cost of 1
- Each *n*-bit equality test (=) has a cost of *n*
- 2. If you use VHDL, you may pretend that if-then-else conditions may be std_logic. That is, you may write if a(0) then ... and do not need to write if a(0)='1' then ...
- 3. You may choose either to combine the code for y and z, or to use separate if-then-else statements for y and z.

+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	•	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

Q5 (20 Marks) State Machine

(estimated time: 15 minutes)

This question examines a state machine that implements the equation z = a + b.

NOTES:

- 1. The variables a and b are both part of the same parcel.
- 2. There is an unpredictable number of clock cycles between when a arrives and when b arrives, but b arrives *at least* one clock cycle later than a.
- 3. The signal $v_a = '1'$ when a has valid data. The signal $v_b = '1'$ when b has valid data.
- 4. The state machine shall assign $v_z = '1'$ for one clock cycle when z is valid.
- 5. There is an unpredictable number of bubbles between when b arrives and when the next value of a arrives.
- 6. Inputs and outputs may be either registered or combinational.

Q5a (15 Marks) State Machine Design

Draw a state machine that implements the specification.

+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

Q5b (5 Marks) Throughput

What is the m	aximum throughput of you	r state machine?	
ECE 327	Name	UWUserid	(page 11 of 13)

Q6 (20 Marks) Design with Memory

(estimated time: 15 minutes)

This question examines the implementation of the pseudocode specification:

```
M[a+1] = b;
M[a] = M[a+1];
M[c] = M[c] - M[a];
z = M[c]
```

NOTES:

- 1. Inputs shall be *registered*
- 2. Outputs may be either combinational or registered
- 3. The system shall support an *indeterminate number of bubbles*
- 4. Memory has registered inputs and combinational outputs (same as in class)
- 5. The memory may be either dual-ported or single-ported.
- 6. Optimization goals in order of decreasing importance:
 - (a) minimize *latency* to z
- (b) minimize clock period
- (c) minimize area
 - i. input ports
 - ii. adders and subtracters
 - iii. registers (excluding memory)
 - iv. output ports
 - v. use single-ported memory instead of dual-ported memory
- 7. Input values may be read in any clock cycle, but each input value shall be read exactly once.
- 8. Optimizations to the pseudocode are allowed, as long as the final values of z and M are correct.

Work space is on the next page

Q6a (15 Marks) Dataflow Diagram

Draw a dataflow diagram for the system.

+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

Q6b (5 Marks) Memory Ports

How many ports does your memory have:

Briefly justify that your choice of number of memory ports produced the most optimal design.