



First Name

Last Name

First letter  
of last name

UW Userid

# ECE 327 Final

2016t1 (Winter)

## Instructions and General Information

- 100 marks total
- Time limit: 2.5 hours (150 minutes)
- No books, no notes, no computers. Calculators are allowed
- If you need extra paper, request some from a proctor.
- Write neatly.
- To earn part marks, you must show the formulas you use and all of your work.
- **The proctors and instructors will not answer questions, except in cases where an error on the exam is suspected. If you are confused about a question, write down your assumptions or interpretation.**
- **Justifications of answers will be marked according to correctness, clarity, and concision.**

		Total Marks	Approx. Time	Page	
Q0	!!Almost Free!!	<input type="text"/>	1	0	3
Q1	DFD	<input type="text"/>	20	25	4
Q2	The New, the Old, and the Midterm Leftovers	<input type="text"/>	25	20	6
Q3	Latch Design	<input type="text"/>	12	15	10
Q4	Latch Usage	<input type="text"/>	8	15	12
Q5	Elmore	<input type="text"/>	15	20	13
Q6	Power and Performance	<input type="text"/>	20	25	15
Totals		<input type="text"/>	100	120	

**Potentially Useful Information**

$$P = \frac{1}{2}(A \times C \times V^2 \times F) + (\tau \times A \times V \times ISh \times F) + (V \times IL)$$

$$T = \frac{Ins \times C}{F}$$

$$F \propto \frac{(V - Vt)^2}{V}$$

$$P = V \times I$$

$$P = \frac{W}{T}$$

$$IL \propto e^{\frac{-q \times Vt}{k \times T}}$$

$$S = \frac{T1}{T2}$$

$$M = \frac{F/10^6}{\left(\sum_{i=0}^n Pl_i \times C_i\right)}$$

$$A' = (1 - E(1 - Pb))A$$

$$q = 1.60218 \times 10^{-19}C$$

$$k = 1.38066 \times 10^{-23}J/K$$

$$\log_x y = \frac{\log y}{\log x}$$

$$(x^y)^z = x^{(yz)}$$

$$(x^y)(x^z) = x^{(y+z)}$$

$$a = b^c \text{ is equivalent to:}$$

$$a^{1/c} = b$$

**Q0 (1 Mark) !!Almost Free!!**

*(estimated time: 0 minutes)*


Ten years from now, what, if anything, will you remember about this course, other than TimBits?

**Q1 (20 Marks) DFD***(estimated time: 25 minutes)*

Your task is to design a dataflow diagram for the expression:  $a + b \times (c + d) + c \times (e + f)$ .


**NOTES:**

1. Outputs shall be registered
2. Optimization goals, in order of decreasing importance:
  - (a) Maximize throughput
  - (b) Minimize number of multipliers
  - (c) Minimize number of adders
  - (d) Minimize number of registers
  - (e) Minimize clock period
  - (f) Minimize latency
  - (g) Minimize number of inputs
3. Description of the multiplier:
  - Latency=2.
  - Throughput=0.5.
  - Combinational inputs and registered outputs. An internal register is used for the output and to store the intermediate value between the two clock cycles. This internal register does not count toward the registers used in the design.
  - You shall draw a multiplier as shown below.



4. You may schedule the input values to arrive in any order, but you may read each input value only once.
5. You do *not* need to do any allocation.
6. The *only* algebraic optimizations you may use are commutativity and associativity.

**Next page is for DFD and analysis**



**Analysis:**

Throughput:

Latency:

Clock period:

Number of mults:

Number of adds:

Number of regs:

Number of inputs:

**Q2 (25 Marks) The New, the Old, and the Midterm Leftovers**

(estimated time: 20 minutes)

Of the four fragments of VHDL code below, one is synthesizable and good, the other three are either illegal, unsynthesizable, or synthesizable but bad coding practices.

For each of the code fragments Q2a–Q2d:

1. Answer whether the code is *legal*
2. If the code is *illegal*: explain why, and proceed to the next code fragment.
3. Answer whether the code is *synthesizable*.
4. If the code is *unsynthesizable*: explain why, and proceed to the next code fragment.
5. Answer whether the code adheres to good coding practices, according to the guidelines for ECE 327.
6. If the code does *not follow good coding practices*: explain why.
7. For the *one* fragment that is synthesizable and good practice, in Q2e, you will calculate the minimum number of FPGA cells needed to implement the circuit.

**NOTES:**

1. The signal declarations are:

```
clk          : std_logic;
st           : std_logic_vector( 2 downto 0 ); -- one hot state
a, b, c, d, y : unsigned( 15 downto 0 );
z            : unsigned( 7 downto 0 );
```

2. When calculating the number of FPGA cells for the good synthesizable fragment:

- Optimizations are allowed, so long as the externally visible input-to-output behaviour of the system does not change.
- For full marks, you must justify your answer with a drawing and/or text.

**Q2a**

```
y <=  a + b + c when st(0) = '1'  
     else a + c + d when st(1) = '1'  
     else b + c + d when st(2) = '1'  
     else (others => '0');
```

```
process begin  
    wait until rising_edge(clk);  
    z <= y( 7 downto 0 );  
end process;
```

	Yes	No
Legal	<input type="checkbox"/>	<input type="checkbox"/>
Synthesizable	<input type="checkbox"/>	<input type="checkbox"/>
Good Practice	<input type="checkbox"/>	<input type="checkbox"/>

Explanation if illegal, unsynthesizable, or bad practice:

---

---

**This problem continues on the next page**

**Q2b**

```

y <=  a + b + c when st(0) = '1'
     else a + c + d when st(1) = '1'
     else b + c + d when st(2) = '1';

```

```

process begin
  wait until rising_edge(clk);
  z <= y( 7 downto 0 );
end process;

```

	Yes	No
Legal	<input type="checkbox"/>	<input type="checkbox"/>
Synthesizable	<input type="checkbox"/>	<input type="checkbox"/>
Good Practice	<input type="checkbox"/>	<input type="checkbox"/>

Explanation if illegal, unsynthesizable, or bad practice:

---



---

**Q2c**

```

process begin
  wait until rising_edge(clk);
  y <=  a + b + c when st(0) = '1'
     else a + c + d when st(1) = '1'
     else b + c + d when st(2) = '1';
end process;

```

```

z <= y( 7 downto 0 );

```

	Yes	No
Legal	<input type="checkbox"/>	<input type="checkbox"/>
Synthesizable	<input type="checkbox"/>	<input type="checkbox"/>
Good Practice	<input type="checkbox"/>	<input type="checkbox"/>

Explanation if illegal, unsynthesizable, or bad practice:

---



---

**Q2d**

```

process begin
  wait until rising_edge(clk);
  case st is
    when "001" => y <= a + b + c;
    when "010" => y <= a + c + d;
    when "100" => y <= b + c + d;
  end case;
end process;

```

```

z <= y( 7 downto 0 );

```

	Yes	No
Legal	<input type="checkbox"/>	<input type="checkbox"/>
Synthesizable	<input type="checkbox"/>	<input type="checkbox"/>
Good Practice	<input type="checkbox"/>	<input type="checkbox"/>

Explanation if illegal, unsynthesizable, or bad practice:

---




---

**This problem continues on the next page**



**Q2e (10 Marks) Area analysis for synthesizable and good code fragment:**

The synthesizable and good fragment is:  (Q2a, Q2b, Q2c, or Q2d).



**Minimum number of FPGA cells:**

### Q3 (12 Marks) Latch Design

(estimated time: 15 minutes)

For each of the circuits below, answer whether it is a correct latch. If it is a correct latch, analyze the timing parameters. If it is not a correct latch, explain how the behaviour is incorrect or how to fix the design.

**NOTES:**

1. All gates have a delay of 1.
2. There are extra copies of the circuits on the next page.

**1**

Correct  **Yes**  **No**      If **correct**, timing parameters:

	Hi	Lo
Active Hi/Lo	<input type="checkbox"/>	<input type="checkbox"/>
Clock-to-Q	<input type="text"/>	
Setup	<input type="text"/>	
Hold	<input type="text"/>	

If **incorrect**, explanation:

---



---

**2**

Correct  **Yes**  **No**      If **correct**, timing parameters:

	Hi	Lo
Active Hi/Lo	<input type="checkbox"/>	<input type="checkbox"/>
Clock-to-Q	<input type="text"/>	
Setup	<input type="text"/>	
Hold	<input type="text"/>	

If **incorrect**, explanation:

---



---

**3**

Correct  **Yes**  **No**      If **correct**, timing parameters:

	Hi	Lo
Active Hi/Lo	<input type="checkbox"/>	<input type="checkbox"/>
Clock-to-Q	<input type="text"/>	
Setup	<input type="text"/>	
Hold	<input type="text"/>	




If **incorrect**, explanation:

---



---


Extra copies of latch circuits



**Q4 (8 Marks) Latch Usage**

(estimated time: 15 minutes)

Some high-speed pipelines in ASICs use latches rather than flip-flops. Latches must be used in an alternating pattern of active-high and active-low, as shown below.




**Q4a (5 Marks) Behaviour**

Draw the execution-trace/waveform for the signals b, c, and d.

**NOTES:**

1. Use zero-delay simulation semantics.



**Q4b (3 Marks) Timing Parameters**

Answer which *one* of the timing parameters below causes much more difficulty in latch-based pipelines than in flop-based pipelines. **For full marks, you must justify your answer.**

Much more difficult

- Setup
- Hold
- Clock skew
- Clock jitter

---



---



---



---







---

**Q5 (15 Marks) Elmore**

(estimated time: 20 minutes)

In this question, you will analyze the circuits below (A, B, C, and D) with respect to the Elmore delay from G0 to G2.



**Q5a (8 Marks) Ranking Circuits**

Rank the circuits (A, B, C, and D) in terms of the delay from G0 to G2, from smallest delay (fastest) to largest delay (slowest).

**NOTES:**

1. If multiple circuits have the same delay, write the identifiers for the circuits (A, B, C, or D) on the same line in the ranking.
2. Each resistor  $R_i$  and capacitor  $C_i$  has the same value in each circuit.

For example, the  $R_1$  resistors have the same value in each circuit, and the  $R_2$  resistors have the same value in each circuit; but the value of  $R_1$  might be different from the value of  $R_2$ .

	Circuit
<b>Fastest 1</b>	_____
<b>2</b>	_____
<b>3</b>	_____
<b>Slowest 4</b>	_____





**Q5b (7 Marks) Resistance and Capacitance**

You are given one each of a 10 kΩ, 20 kΩ, 30 kΩ, and 40 kΩ resistor and one each of a 10 pF, 20 pF, 30 pF, and 40 pF capacitor. Your task is to choose the location (R<sub>1</sub>...R<sub>4</sub>) for each resistor and (C<sub>1</sub>...C<sub>4</sub>) for each capacitor so that you minimize the delay from G0 to G2 for your fastest circuit.

On the copy of your *fastest* circuit below, label each resistor and capacitor with the value (e.g., 10 kΩ) that would minimize the delay.

**NOTES:**

1. Annotate **only** your fastest circuit. Leave the other three circuits blank. If multiple circuits are equally fast, arbitrarily choose one of the fastest to annotate.
2. Use each value (e.g., 10 kΩ) exactly once.
3. If multiple locations of a resistor or capacitor will have an equal effect on the delay, list those equivalent locations below.



Equivalent locations: R1, R3 (**Example**)

Equivalent locations: \_\_\_\_\_

Equivalent locations: \_\_\_\_\_

Equivalent locations: \_\_\_\_\_

Equivalent locations: \_\_\_\_\_

Equivalent locations: \_\_\_\_\_

