UW Userid

# ECE 327 Final

2016t1 (Winter)

### **Instructions and General Information**

- 100 marks total
- Time limit: 2.5 hours (150 minutes)
- No books, no notes, no computers. Calculators are allowed
- If you need extra paper, request some from a proctor.
- Write neatly.
- To earn part marks, you must show the formulas you use and all of your work.
- The proctors and instructors will not answer questions, except in cases where an error on the exam is suspected. If you are confused about a question, write down your assumptions or interpretation.
- Justifications of answers will be marked according to correctness, clarity, and concision.

	 Total Marks	Approx. Time	Page
Q0 !!Almost Free!!	1	0	3
Q1 DFD	20	25	4
Q2 The New, the Old, and the Midterm Leftovers	25	20	6
Q3 Latch Design	12	15	10
Q4 Latch Usage	8	15	12
Q5 Elmore	15	20	13
Q6 Power and Performance	20	25	15
Totals	100	120	

# **Potentially Useful Information**

Ρ	=	$\frac{1}{2}(\textbf{A}\times\textbf{C}\times\textbf{V}^{2}\times\textbf{F}) + (\tau\times\textbf{A}\times\textbf{V}\times\textbf{ISh}\times\textbf{F}) + (\textbf{V}\times\textbf{IL})$
т	=	$\frac{Ins \times C}{F}$
F	~	$\frac{(V-Vt)^2}{V}$
Р	=	V×I
Ρ	=	$\frac{W}{T}$
IL	×	$e^{\frac{-q \times Vt}{k \times T}}$
S	=	$\frac{T1}{T2}$
М	=	$\frac{F/10^6}{(\sum\limits_{i=0}^nPl_i\timesC_i)}$
Α′	=	(1 - E(1 - Pb))A
q	=	$1.60218 \times 10^{-19}$ C
k	=	$1.38066 \times 10^{-23}$ J/K
$\log_x y$	=	$\frac{\log y}{\log x}$
$(x^y)^z$	=	$x^{(yz)}$
$(x^{y})(x^{z})$	=	$x^{(y+z)}$
$a a^{1/c}$		$b^c$ is equivalent to: b

## Q0 (1 Mark) !!Almost Free!!

(estimated time: 0 minutes)

Ten years from now, what, if anything, will you remember about this course, other than TimBits?


### Q1 (20 Marks) DFD

(estimated time: 25 minutes)

Your task is to design a dataflow diagram for the expression:  $a + b \times (c+d) + c \times (e+f)$ .

### NOTES:

- 1. Outputs shall be registered
- 2. Optimization goals, in order of decreasing importance:
  - (a) Maximize throughput
  - (b) Minimize number of multipliers
  - (c) Minimize number of adders
  - (d) Minimize number of registers
  - (e) Minimize clock period
  - (f) Minimize latency
  - (g) Minimize number of inputs
- 3. Description of the multiplier:
  - Latency=2.
  - Throughtput=0.5.
  - Combinational inputs and registered outputs. An internal register is used for the output and to store the intermediate value between the two clock cycles. This internal register does not count toward the registers used in the design.
  - You shall draw a multiplier as shown below.



- 4. You may schedule the input values to arrive in any order, but you may read each input value only once.
- 5. You do *not* need to do any allocation.
- 6. The only algebraic optimizations you may use are commutativity and associativity.

Next page is for DFD and analysis

r	٦	-
ι	.,	

+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

### Analysis:

	Number of mults:	
Throughput:		
	Number of adds:	
Latency:		
~	Number of regs:	
Clock period:		
	Number of inputs:	

```
(estimated time: 20 minutes)
```

Of the four framgments of VHDL code below, one is synthesizable and good, the other three are either illegal, unsynthesizable, or synthesizable but bad coding practices.

Final

For each of the code fragments Q2a–Q2d:

- 1. Answer whether the code is *legal*
- 2. If the code is *illegal*: explain why, and proceed to the next code fragment.
- 3. Answer whether the code is *synthesizable*.
- 4. If the code is *unsynthesizable*: explain why, and proceed to the next code fragment.
- 5. Answer whether the code adheres to good coding practices, according to the guidelines for ECE 327.
- 6. If the code does not follow good coding practices: explain why.
- 7. For the *one* fragment that is synthesizable and good practice, in Q2e, you will calculate the minimum number of FPGA cells needed to implement the circuit.

### NOTES:

1. The signal declarations are:

```
clk : std_logic;
st : std_logic_vector(2 downto 0); -- one hot state
a, b, c, d, y : unsigned(15 downto 0);
z : unsigned(7 downto 0);
```

2. When calculating the number of FPGA cells for the good synthesizable fragment:

• Optimizations are allowed, so long as the externally visible input-to-output behaviour of the system does not change.

• For full marks, you must justify your answer with a drawing and/or text.

<pre>Q2a y &lt;= a + b + c when st(0) = '1' else a + c + d when st(1) = '1' else b + c + d when st(2) = '1' else (others =&gt; '0');</pre>	Legal Synthesizable Good Practice	Yes	No
<pre>process begin   wait until rising_edge(clk);   z &lt;= y( 7 downto 0 ); end process; Explanation if illegal, unsynthesizable, or bad practice:</pre>			

This problem continues on the next page

Q2b	Yes	No
$y \le a + b + c$ when $st(0) = '1'$ else $a + c + d$ when $st(1) = '1'$ else $b + c + d$ when $st(2) = '1'$ ; Good Practice		
process begin		
wait until rising_edge(clk); z <= y( 7 downto 0 );		
end process;		

Explanation if illegal, unsynthesizable, or bad practice:

Q2c process begin	Yes No Legal
<pre>wait until rising_edge(clk); y &lt;= a + b + c when st(0) = '1' else a + c + d when st(1) = '1' else b + c + d when st(2) = '1';</pre>	Synthesizable
end process;	
z <= y( 7 downto 0 );	

Explanation if illegal, unsynthesizable, or bad practice:

process begin Legal	
<pre>wait until rising_edge(clk); case st is when "001" =&gt; y &lt;= a + b + c; when "010" =&gt; y &lt;= a + c + d; when "100" =&gt; y &lt;= b + c + d; end case; end process;</pre>	

 $z \le y(7 \text{ downto } 0);$ 

Explanation if illegal, unsynthesizable, or bad practice:

### This problem continues on the next page

### Q2e (10 Marks) Area analysis for synthesizable and good code fragment:

The	synt	hesiz	zable	e and	ł goo	od fr	agm	nent	is:			(	Q2a,	Q21	b, Q	2c, c	or Q2	2d).											
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
*	*	+	+	+	+	*	+	+	+	+	+	*	+	+	+	+	+	*	+	+	+	+	+	+	+	+	+	*	+
	+		+	+	+		+		+	+	+		+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	÷	+
	+																												
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	÷	+	+	+	+	+	÷	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+
÷	+	+	+	+	+	÷	+	+	+	+	+	÷	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	÷	+
+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+	+

Minimum number of FPGA cells:

### Q3 (12 Marks) Latch Design

### (estimated time: 15 minutes)


For each of the circuits below, answer whether it is a correct latch. If it is a correct latch, analyze the timing parameters. If it is not a correct latch, explain how the behaviour is incorrect or how to fix the design.


### NOTES:


- 1. All gates have a delay of 1.
- 2. There are extra copies of the circuits on the next page.

d clk 1 If <b>incorrect</b> , explan	nation:	Correct	Yes No	If correct, timing parameters: Hi Lo Active Hi/Lo Clock-to-Q Setup Hold	
2 d clk 2 2 If <b>incorrect</b> , explan	nation:	Correct - q	Yes No	If <b>correct</b> , timing parameters: Hi Lo Active Hi/Lo Clock-to-Q Setup Hold	
d clk 3 If incorrect, explan	nation:	Correct - q	Yes No	If <b>correct</b> , timing parameters: Hi Lo Active Hi/Lo Clock-to-Q Setup Hold	
ECE 327	Name		UWUs	serid (pac	

Extra copies of latch circuits








### Q4 (8 Marks) Latch Usage

(estimated time: 15 minutes)

Some high-speed pipelines in ASICs use latches rather than flip-flops. Latches must be used in an alternating pattern of active-high and active-low, as shown below.

Final




### Q4a (5 Marks) Behaviour

Draw the execution-trace/waveform for the signals b, c, and d.

#### **NOTES:**

1. Use zero-delay simulation semantics.



### Q4b (3 Marks) Timing Parameters


Answer which *one* of the timing parameters below causes much more difficulty in latch-based pipelines than in flop-based pipelines. For full marks, you must justify your answer.


	Much more difficult
Setup	
Hold	
Clock skew	
Clock jitter	


### Q5 (15 Marks) Elmore


(estimated time: 20 minutes)

In this question, you will analyze the circuits below (A, B, C, and D) with respect to the Elmore delay from G0 to G2.









### Q5a (8 Marks) Ranking Circuits


Rank the circuits (A, B, C, and D) in terms of the delay from G0 to G2, from smallest delay (fastest) to largest delay (slowest).

### NOTES:

Fastest 1

- 1. If multiple circuits have the same delay, write the identifiers for the circuits (A, B, C, or D) on the same line in the ranking.
- 2. Each resister Ri and capacitor  $C_i$  has the same value in each circuit.

For example, the  $R_1$  resistors have the same value in each circuit, and the  $R_2$  resistors have the same value in each circuit; but the value of  $R_1$  might be different from the value of  $R_2$ .





#### Q5b (7 Marks) Resistance and Capacitance


You are given one each of a  $10 k\Omega$ ,  $20 k\Omega$ ,  $30 k\Omega$ , and  $40 k\Omega$  resistor and one each of a 10 pF, 20 pF, 30 pF, and 40 pF capacitor. Your task is to choose the location ( $R_1 \dots R_4$ ) for each resistor and ( $C_1 \dots C_4$ ) for each capacitor so that you minimize the delay from G0 to G2 for your fastest circuit.

Final

On the copy of your *fastest* circuit below, label each resistor and capacitor with the value (*e.g.*,  $10 \text{ k}\Omega$ ) that would minimize the delay.

#### NOTES:

- 1. Annotate *only* your fastest circuit. Leave the other three circuits blank. If multiple circuits are equally fast, arbitrarily choose one of the fastest to annotate.
- 2. Use each value (*e.g.*,  $10 \text{ k}\Omega$ ) exactly once.
- 3. If multiple locations of a resistor or capacitor will have an equal effect on the delay, list those equivalent locations below.




#### **Q6** (20 Marks) Power and Performance

### (estimated time: 25 minutes)

You have been promoted to be the technical leader of the F4 group for the next generation Waterluvian filter. The F4 module is the most important module in the Waterluvian filter and its design is guarded with the highest levels of security.

Final

Each of your engineers, Aarti, Bob, and Clio, have drawn their dataflow diagram. It is your task to evaluate their dataflow diagrams in terms of MPPS/Watt, where MPPS=mega-pixels per second. Using Aarti's design as a baseline, estimate the relative MPPS/Watt of Bob and Clio's designs (e.g., "Bob's MPPS/Watt will be  $e^{2\pi}$  times the MPSS/Watt of Aarti's"). For full marks, you must justify your answer.



#### **NOTES:**

ECE 327

- 1. All designs will be run with the same supply voltage.
- 2. Each design will be run at its maximum clock speed.

Relative MPPS/Watt of Bob's design compared to Aarti's. Re



e 1	
lative MPPS/Watt of Clio's design compared to Aarti's.	