

---

# ECE 327 Final

2019t1 (Winter)

---

## Instructions and General Information

- 100 marks total
- There are extra pages for scratch work at the end of the exam.
- If you need *additional scratch* paper, request some from a proctor. The work done on the *additional scratch* paper will not be marked. **All answers to be marked must be on the exam paper.**
- The proctors and instructors will **not answer questions**, except in cases where an error on the exam is suspected. If you are confused about a question, write down your assumptions or interpretation.
- **Justifications** of answers will be marked according to correctness, clarity, and concision.
- To earn part marks, you must show the formulas you use and all of your work.

		<b>Total</b>	<b>Approx.</b>	
		<b>Marks</b>	<b>Time</b>	<b>Page</b>
Q0	!!Almost Free!!	1	0	2
Q1	Hardware Design	20	25	3
Q2	DFD	20	25	5
Q3	Performance	16	25	7
Q4	Elmore Delay	16	25	9
Q5	Work	14	20	11
Q6	Clock Gating	14	20	13
<hr/> Totals		100	140	

**ECE-327 Potentially Useful Information**

$$P = \frac{1}{2}(A \times C \times V^2 \times F) + (\tau \times A \times V \times ISh \times F) + (V \times IL)$$

$$T = \frac{Ins \times C}{F}$$

$$F \propto \frac{(V - Vt)^2}{V}$$

$$P = V \times I$$

$$P = \frac{W}{T}$$

$$IL \propto e^{\frac{-q \times Vt}{k \times T}}$$

$$S = \frac{T1}{T2}$$

$$M = \frac{F/10^6}{\left(\sum_{i=0}^n Pl_i \times C_i\right)}$$

$$A' = (1 - E(1 - Pb))A$$

$$q = 1.60218 \times 10^{-19} C$$

$$k = 1.38066 \times 10^{-23} J/K$$

$$\log_x y = \frac{\log y}{\log x}$$

$$(x^y)^z = x^{(yz)}$$

$$(x^y)(x^z) = x^{(y+z)}$$

$$a = b^c \text{ is equivalent to:}$$

$$a^{1/c} = b$$

**Q0 (1 Mark) !!Almost Free!!**

*(estimated time: 0 minutes)*

Ten years from now, what, if anything, will you remember about this course, other than TimBits?


### Q1 (20 Marks) Hardware Design


(estimated time: 25 minutes)

Design the hardware (draw a diagram of the hardware) to implement the dataflow diagram below.

**NOTES:**

- 1. Your system shall support an ASAP parcel schedule
- 2. Your drawing shall include both datapath and control circuitry, including the gates for the state machine.
- 3. Your drawing shall use the standard building blocks of RTL hardware: adders, subtractors, multiplexers, flip-flops, AND gates, OR gates, etc.
- 4. Marks will be earned for functional correctness, simplicity and elegance of the design, and neatness of the drawing.





**Q2 (20 Marks) DFD***(estimated time: 25 minutes)*

You have graduated and are starting your dream job of designing hardware. Your first task is to design and analyze a dataflow diagram for the equation:

$$z = F^3(a) + 2F^2(a) \bullet F(a) \bullet F(a)$$


**NOTES:**

1. All of the signals are 16 bit unsigned.
2.  $F$  is a top-secret function (rumoured to be a key component in Waterluvian filters). The only information you have been given about  $F$  is:
  - $F$  is purely combinational.
  - The input and output are both 16 bit unsigned.
  - $F^2(a) = F(F(a))$  (A chain of 2  $F$ s).
  - $F^3(a) = F(F(F(a)))$  (A chain of 3  $F$ s).
3. The area estimates of the components are:
 

Adder	A
$F$	A
Multiplier	3A
4. The maximum area of the datapath is 9A.
5. Optimization goals, in order of decreasing importance
  - Minimize clock period
  - Maximize throughput
  - Minimize area of datapath components (sum of the area of adders,  $F$ s, and multipliers)
  - Minimize number of registers
  - Minimize latency
6. Algebraic optimizations *are* allowed, as long as the final output ( $z$ ) is correct.
7. You may ignore the area consumed by multiplexers.
8. You do *not* need to do any allocation.

**Q2a (17 Marks) Design**

Draw your dataflow diagram.




**Q2b (3 Marks) Analysis**

<b>Clock period</b>	<input type="text"/>	<b>Adders</b>	<input type="text"/>	<b>Registers</b>	<input type="text"/>
<b>Throughput</b>	<input type="text"/>	<b><i>F</i>s</b>	<input type="text"/>	<b>Latency</b>	<input type="text"/>
		<b>Multipliers</b>	<input type="text"/>		
		<b>Total datapath area</b>	<input type="text"/>		







### Q4 (16 Marks) Elmore Delay



(estimated time: 25 minutes)


To maximize the clock speed of your Waterluvian filter, you are doing place-and-route of the FPGA cells by hand. Which layout below will have the higher clock speed?

**NOTES:**

1. The source gate is  $G_0$ , the other gates ( $G_1 - G_3$ ) are destinations.
2. If you do not have sufficient information to answer the question, find an equation for the relationship between  $C_X$ ,  $C_Y$ , and  $C_L$  such that the two layouts have the same delay (An example equation is:  $C_X = C_Y + C_L$ ).
3. The capacitance of a wire is independent of distance and location on the wire.
4. For full marks, you must justify your answer.


Symbol	Description	Capacitance	Resistance
	Interconnect level 3	$C_X$	0
	Interconnect level 2	$C_Y$	0
	Interconnect level 1	0	0
	Gate	$C_L$	0
	Switchbox	0	R





Layout with higher clock speed:





**Q6 (14 Marks) Clock Gating***(estimated time: 20 minutes)*

Your manager has told you that she wants to use clock gating to reduce power consumption. In your Waterluvian filter, there are 6 candidate modules to which you could apply clock gating. But, your manager has said that there is time to design and implement clock gating for only one module. Which one of the modules below should you choose?

**NOTES:**

1. The time to design and implement clock gating is the same for each module.
2. Each row has at most 2 unique values (e.g., 1.2 and 1.4 for VDD). To make it easier to see the differences between the modules, gray boxes are used to distinguish the two values.
3. **For full marks, you must justify your answer.**

	Module					
	1	2	3	4	5	6
VDD (V)	1.2	1.2	1.4	1.4	1.4	1.4
Clock frequency (MHz)	500	500	500	600	600	600
Area (FPGA cells)	200	200	200	300	300	200
Latency (cycles)	6	6	6	6	6	6
Activity factor	0.25	0.25	0.25	0.30	0.25	0.25
Average number of contiguous parcels	10	10	10	10	10	10
Average number of contiguous bubbles	70	14	70	14	14	14

**List any assumptions that you use:**

---



---




---



---




---




Module that is best choice for clock gating:

**This page is for scratch work for any question**





**This page is for scratch work for any question**



**This page is for scratch work for any question**

