# ECE 327 Final

2020t1 (Winter)

## **Instructions and General Information**

- 100 marks total
- There are extra pages for scratch work at the end of the exam.
- If you need *additional scratch* paper, request some from a proctor. The work done on the *additional scratch* paper will not be marked. **All answers to be marked must be on the exam paper.**
- The proctors and instructors will **not answer questions**, except in cases where an error on the exam is suspected. If you are confused about a question, write down your assumptions or interpretation.
- Justifications of answers will be marked according to correctness, clarity, and concision.
- To earn part marks, you must show the formulas you use and all of your work.

	Total	Approx.	
	Marks	Time	Page
<pre>!!Almost Free!!</pre>	1	0	2
Honesty Declaration	1	1	3
Ten Years from Now	1	1	4
VHDL Coding	20	60	5
<b>RTL Simulation</b>	12	15	6
DFD Analysis	12	10	8
Retiming	10	20	9
Real-Time Performance	12	15	11
Performance Analysis	12	15	12
Latch Analysis	12	15	13
Elmore Delay	10	20	14
;	102	172	
	Honesty Declaration Ten Years from Now VHDL Coding RTL Simulation DFD Analysis Retiming Real-Time Performance Performance Analysis Latch Analysis	Marks!!Almost Free!!1Honesty Declaration1Ten Years from Now1VHDL Coding20RTL Simulation12DFD Analysis12Retiming10Real-Time Performance12Performance Analysis12Latch Analysis12Elmore Delay10	MarksTime!!Almost Free!!10Honesty Declaration11Ten Years from Now11VHDL Coding2060RTL Simulation1215DFD Analysis1210Retiming1020Real-Time Performance1215Performance Analysis1215Latch Analysis1215Elmore Delay1020

## **ECE-327 Potentially Useful Information**

$$P = \frac{1}{2}(A \times C \times V^2 \times F) + (\tau \times A \times V \times ISh \times F) + (V \times IL)$$

$$T = \frac{Ins \times C}{F}$$

$$F \propto \frac{(V - Vt)^2}{V}$$

$$P = V \times I$$

$$P = V \times I$$

$$IL \propto e^{\frac{-q \times Vt}{K \times T}}$$

$$S = \frac{T1}{T2}$$

$$M = \frac{F/10^6}{(\sum_{l=0}^{n} Pl_l \times C_l)}$$

$$A' = (1 - E(1 - Pb))A$$

$$q = 1.60218 \times 10^{-19}C$$

$$k = 1.38066 \times 10^{-23}J/K$$

$$\log_x y = \frac{\log y}{\log x}$$

$$(x^y)^z = x^{(yz)}$$

$$(x^y)(x^z) = x^{(y+z)}$$

$$a = b^c \text{ is equivalent to:}$$

$$a^{1/c} = b$$

2

## Q0 (1 Mark) !!Almost Free!!

(estimated time: 0 minutes)

Ten years from now, what, if anything, will you remember about this course, other than TimBits?

## Q1 (1 Mark) Honesty Declaration

(estimated time: 1 minutes)

In the space below, write a sentence stating that you promise that you will not discuss the exam with anyone until the exam period is over.

3

(estimated time: 1 minutes)

Ten years from now, what, if anything other than the lack of TimBits, will you remember about this course?

Final

### Q3 (20 Marks) VHDL Coding

(estimated time: 60 minutes)

Write a synthesizable VHDL program named max2 that satisfies the following specification:

- 1. The input signals shall be:
  - clk, reset i\_valid : std\_logic
  - i\_data : unsigned( 7 downto 0 )
- 2. The outputs shall be:
  - o\_done : std\_logic
  - o\_max1, o\_max2 : unsigned( 7 downto 0 )
- 3. The system receives a sequence of 8 input values and outputs the two highest values from the sequence.
- 4. Each parcel of input data is denoted by a single clock cycle of i\_valid='1'.
- 5. The environment guarantees that there are at least 2 bubbles between each i\_valid='1'.
- 6. Within 3 clock cycles after the 8th input value in a sequence has been received (i\_valid='1'), the system shall set o\_done='1', o\_max1 to the maximum value in the sequence, and o\_max2 to the second highest value in the sequence. That is, if the 8th i\_valid='1' happens at time t, then o\_done='1' must happen between t and t+3 inclusive.
- 7. When o\_done='1', the system shall hold o\_done, o\_max1, and o\_max2 constant until reset='1' or i\_valid='1'.
- 8. The system shall allow multiple sequences to be sent consecutively without a reset='1' between the end of one sequence and the beginning of the next sequence.

5

Marking: The importance of various characteristics of the design in decreasing order of importance

- Synthesizability
- Correct functionality
- Elegance of design and cleanliness of code

(estimated time: 15 minutes)

Rewrite (decompose and sort) the code below to prepare it for RTL simulation. If the code is not compatible with RTL simulation, then explain why.

NOTES:

1. Do not perform any logical or arithmetic optimizations.

2. Ignore the elaboration error in the multiplication operations caused by the VHDL "feature" that the length of the output of a multiplication is sum of the lengths of the inputs.

6

#### **Original program**


```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity sim is
end entity;
architecture main of sim is
  signal clk, a, b : std_logic;
  signal e, f, g, q, r, s, t : unsigned( 7 downto 0 );
begin
```

```
process begin
   clk <= '0';
   wait for 5 ns;
    clk <= '1';
    wait for 5 ns;
 end process;
 process begin
    a <= '0';
   b <= '1';
   wait for 7 ns;
    a <= '1';
    g <= to_unsigned( 3, 8 );
   wait for 10 ns;
    a <= '0';
   b <= '0';
    g <= to_unsigned( 5, 8 );</pre>
    wait;
 end process;
 process (a, b, e, f, g, q ) begin
    if a = '1' then
      q <= e + f;
      if b = '1' then
       r <= q + g;
        t <= e + g;
      else
        r <= q - g;
        t <= e - g;
      end if;
    else
     q <= e * f;
     r <= q * g;
     t <= e * g;
    end if;
 end process;
 process (q, r) begin
    s <= q + r;
 end process;
 process begin
   wait until rising_edge( clk );
    e <= f;
    f <= g;
 end process;
end architecture;
```

#### Q5 (12 Marks) DFD Analysis

(estimated time: 10 minutes)

Analyze the dataflow diagram by answer the questions below:



Throughput: Latency: Number of registers: Minimum latency:

ECE 327


8


## Q6 (10 Marks) Retiming


(estimated time: 20 minutes)

Which **one** of the circuits (A–D) is a possible retiming of the original circuit.

#### **Original circuit:**







## Q7 (12 Marks) Real-Time Performance

#### (estimated time: 15 minutes)

The ECE-327 course notes state that for real time systems (systems like anti-lock brakes that must respond within a certain amount of time), latency is often more important than throughput.

Briefly explain the probable justification for this statement.

#### Answer:

Latency measures the time from when the inputs are available until the output is produced. Real time systems need to react within a certain amount of time, which matches the definition of latency.

In contrast, throughput measures the rate at which data enters or exits the system. So, a system with a high throughput could have a very long latency, which means that the system would be slow to respond to an input.

11

#### Marking:

- +3 marks definition of latency
- +3 marks definition of throughput
- +3 marks real-time needs quick response to input
- +3 marks real time requirements matches definition of latency

## Q8 (12 Marks) Performance Analysis

#### (estimated time: 15 minutes)

After more than a decade of success developing professional-grade high-performance Waterluvian filters, your company without a clever name has developed a low-cost consumer-grade Waterluvian filter. The first version of the consumer-grade Waterluvian filter (Cv1) has 25% lower performance and 5% higher area than your professional model (Pro). You are now working on version 2 of the consumer filter (Cv2). If Cv2 has the same area as Cv1, how much will you have to increase the performance from Cv1 to Cv2 for the optimality of Pro to be 10% more than the optimality of Cv2?

#### NOTES:

1. Optimality is measured as performance/area.

2. To earn part marks, explain your method for solving the problem and show the key equations that you use.

## Q9 (12 Marks) Latch Analysis


(estimated time: 15 minutes)

Does the circuit below behave like a latch?

If yes, answer whether the latch is active high or active low; and calculate the clock-to-Q, setup, and hold times.

If no, choose locations to add inverters to make the circuit act as a latch. (For example, "add 2 inverters between i and q"). The goal is to add the minimum possible number of inverters.

Final




(estimated time: 20 minutes)


Which one of the RC-networks (A-E) is the best model for the layout below?


Final


Symbol	Description	Capacitance	Resistance
	Interconnect level 3	C <sub>x</sub>	0
	Interconnect level 2	C <sub>Y</sub>	proportional to distance
	Interconnect level 1	0	0
	Gate	C <sub>L</sub>	0
$\oplus$	Switchbox	0	R <sub>s</sub>


The resistances and capacitances for the physical layout are:











(page 15 of 16)

