

## B Appendix - Equivalent number of NAND gates

Equivalent number of 2-input NAND gates, represents a measure of area for ASIC designs. It is equal to the total area of each design (including the I/O registers) divided by the area of a 2-input NAND gate of low driving strength from the library. Table 11 lists the equivalent number of 2-input NAND gates for our ASIC implementations.

Hash	Equivalent Number of 2-Input NAND Gates
BMW	164 <i>K</i>
Luffa	122 <i>K</i>
Skein	369 <i>K</i>
Skein-1c	21 <i>K</i>
Shabal	20 <i>K</i>
Blake	53 <i>K</i>
SHA-2	368 <i>K</i>
SHA-2-1c	13 <i>K</i>

**Table 11.** Equivalent number of 2-input NAND gates for ASIC implementation summary of the different compression functions