## Transactions Briefs

## A Method to Derive an Equation for the Oscillation Frequency of a Ring Oscillator

Stephen Docking and Manoj Sachdev


#### Abstract

A new method for deriving an equation for the oscillation frequency of a ring oscillator is proposed. The method is general enough to be used for a variety of types of delay stages. Furthermore, it provides a framework to include various parasitic and secondary effects. The method is used to derive an equation for a common ring oscillator topology. The validity of the method and the resulting equation have been verified through simulation. The oscillation frequencies predicted by the proposed method are more accurate than existing equations and account for more secondary effects.


Index Terms-CMOS analog integrated circuits, equations, high-speed integrated circuits, voltage-controlled oscillators.

## I. Introduction

The ring oscillator (RO) is a commonly investigated circuit due to its use in phase-locked loops (PLLs) and clock and data recovery circuits [1]-[7]. Despite its widespread usage, the RO still poses difficulties when it comes to analysis and modeling. Its design involves many tradeoffs in terms of speed, power, area and application domain. For the designer to make informed decisions regarding these tradeoffs, an accurate method to predict the frequency of oscillation of the RO is necessary.
Several equations exist to predict the frequency of oscillation of an RO [8]-[10]. These equations differ due to varying assumptions and simplifications made in their derivations. An accurate prediction of the frequency of oscillation is important for various reasons. It reduces the design time by making hand calculations more closely reflect the simulations. Moreover, the circuit element parameters in the equation can show the designer what tradeoffs are possible, and the process parameter components of the equation can be used to determine the limits of the RO for a given technology.

This brief discusses a new method to derive an equation for the oscillation frequency of a RO. The method results in a closed form, analytical equation. Furthermore, parasitic and secondary effects can be modeled that were ignored in other derivations. In this brief, Section II discusses existing equations and assumptions used to predict the oscillation frequency of an RO. Section III describes the methodology proposed in this brief to derive an equation for the frequency of oscillation. Section IV will illustrate how additional effects such as time-varying resistances and capacitances can be incorporated in the equation for more accurate results. Section V compares simulation results with the values predicted by the equations.

## II. Existing RO Frequency Equations

An RO is comprised of a number of delay stages, with the output of the last stage fed back to the input of the first. To achieve oscillation,

[^0]

Fig. 1. (a) Single-ended RO. (b) Differential RO.


Fig. 2. Delay stage.
the ring must provide a phase shift of $2 \pi$ and have unity voltage gain at the oscillation frequency. Each delay stage must provide a phase shift of $\pi / N$, where $N$ is the number of delay stages. The remaining $\pi$ phase shift is provided by a dc inversion [11]. This means that for an oscillator with single-ended delay stages, an odd number of stages is necessary for the dc inversion. If differential delay stages are used, the ring can have an even number of stages if the feedback lines are swapped. Examples of these two circuits are shown in Fig. 1.
The most common way to derive an equation for the frequency of oscillation of the ring is to assume that each stage provides a delay of $t_{d}$. The signal must go through each of the $N$ delay stages once to provide the first $\pi$ phase shift in a time of $N \cdot t_{d}$. Then, the signal must go through each stage a second time to obtain the remaining $\pi$ phase shift, resulting in a total period of $2 N \cdot t_{d}$. Therefore, the frequency of oscillation is

$$
\begin{equation*}
f=\frac{1}{2 N \cdot t_{d}} \tag{1}
\end{equation*}
$$

The difficulty in obtaining a value for the frequency arises when trying to determine $t_{d}$, mainly due to the nonlinearities and parasitics of the circuit. This brief will focus on differential delay stages, such as the one shown in Fig. 2. Even with a circuit that appears as simple as this one, many assumptions and simplifications are necessary to obtain a value for $t_{d}$. Therefore, numerous equations exist for determining the oscillation frequency of an RO, each derived with a separate set of assumptions and simplifications. Most of these derivations use a common set of parameters, which are listed in Table I.

TABLE I
Delay Stage Parameters

| $\mathrm{I}_{\mathrm{Ss}}$ | Tail current used in the delay stage |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{sw}}$ | Peak to peak amplitude of the voltage waveform |
| N | Number of delay stages in the RO |
| $\mathrm{t}_{\mathrm{d}}$ | Delay of each stage in the RO |
| $\mathrm{R}_{\mathrm{L}}$ | Load resistance of the delay stage |
| $\mathrm{C}_{\mathrm{L}}$ | Load capacitance of the delay stage |

Reference [8] assumes that one stage initiates switching when the differential voltage of the previous stage crosses zero. As a result, the delay per stage is defined as the total change in differential output voltage at the midpoint of the transition, $V_{\mathrm{SW}}$, divided by the differential slew rate, $I_{\mathrm{SS}} / C_{L}$, resulting in a delay per stage of $C_{L} V_{\mathrm{SW}} / I_{\mathrm{SS}}$. Using this definition and (1), the oscillation frequency is given by (2)

$$
\begin{equation*}
f=\frac{I_{\mathrm{SS}}}{2 N C_{L} V_{\mathrm{SW}}} . \tag{2}
\end{equation*}
$$

A different method is used in [9], which models the delay stage as an RC circuit. In this case, the PMOS load is assumed to be biased in the linear region, acting as a resistor. Using (3), with $V_{\text {out }}$ (initial) as $V_{\mathrm{DD}}$ and $V_{\mathrm{out}}$ (final) as $V_{\mathrm{DD}}-V_{\mathrm{SW}}, t_{d}$ is found to be $R_{L} C_{L} \ln (2)$. Hence, the frequency is given by (4)

$$
\begin{align*}
V_{\text {out }}(t)= & V_{\text {out }}(\text { final })+\left[V_{\text {out }}(\text { initial })-V_{\text {out }}(\text { final })\right] \\
& \times \exp \left(\frac{-t}{R C}\right)  \tag{3}\\
f= & \frac{1}{2 N R_{L} C_{L} \cdot \ln 2} . \tag{4}
\end{align*}
$$

A more accurate method is used in [10], which assumes a ramp input to find the ratio of delay to RC time constant to obtain (5), shown at the bottom of the page. The transistor capacitances in (5) correspond to the transistors labeled in Fig. 2.

## III. Explanation of New Technique to Derive an Equation for the RO Frequency

The method presented in this brief differs from others in that it does not try to find an expression for $t_{d}$. Instead, the method is based upon forming equations where the only unknown is the oscillation frequency. The key assumption made in this method is that the voltage waveform is sinusoidal. Although the output of an RO will not be purely sinusoidal, the frequency domain representation of a practical RO output shows that it is a reasonable assumption [5], [12]. Also, the error due to this assumption is small based on the accuracy of the results given in Section V. Once this assumption is made, equations for the currents and voltages throughout the circuit can be made as a function of the unknown frequency. Then, Kirchhoff's Current Law (KCL), which states that the sum of all currents entering a node is zero, can be used to create an equation which can be solved to determine an analytical equation for the frequency. This technique is illustrated with an example. The example is formatted such that each step is stated for the general case, then details are given that apply to this specific example. For this example, the circuit in Fig. 2 is used as the delay stage [13]. This topology consists of a source coupled pair with PMOS loads biased in the linear region.


Fig. 3. Definition of currents for KCL.

Step 1: Define the Input Waveform as a Sinusoid With Unknown Frequency, $f$ : For a delay such as that shown in Fig. 2, the tail current, $I_{\mathrm{SS}}$, will switch between $N_{1}$ and $N_{2}$. When all the current is through $N_{2}, V_{\text {out }+}$ will rise to $V_{\mathrm{DD}}$, as there is no voltage drop across $P_{1}$. When all the current is through $N_{1}$, there will be a voltage drop of $V_{\mathrm{SW}}$ across $P_{1}$, and therefore $V_{\text {out }}$ will be $V_{\mathrm{DD}}-V_{\mathrm{SW}}$. This output voltage is the input voltage to the next stage. Therefore, the expression for the input voltage waveform will be a sinusoid with a maximum value of $V_{\mathrm{DD}}$ and a minimum value of $V_{\mathrm{DD}}-V_{\mathrm{SW}}$. The expression in (6) for $V_{\mathrm{in}+}(t)$ meets these criteria

$$
\begin{equation*}
V_{\mathrm{in}+}(t)=V_{\mathrm{DD}}-\frac{V_{\mathrm{SW}}}{2}(1-\sin (2 \pi f t)) \tag{6}
\end{equation*}
$$

Step 2: The Output Waveform Must be Defined as a Phase Shifted Version of the Input Waveform: As stated in Section II, each stage must provide a phase shift of $\pi / N$ radians. However, because $V_{\text {out }+}(t)$ is on the same half circuit as $V_{\mathrm{in}+}(t)$, there is also a phase inversion. Note that as $V_{\mathrm{in}+}(t)$ increases, more current is steered through $P_{1}$, which acts as a resistor, and therefore $V_{\text {out }+}(t)$ drops. Therefore, the total phase shift from $V_{\text {in }+}(t)$ to $V_{\text {out }+}(t)$ is $\pi / N+\pi$, or $\pi(1+1 / N)$ radians, resulting in the expression for $V_{\text {out }+}(t)$ in the following:

$$
\begin{equation*}
V_{\mathrm{out}+}(t)=V_{\mathrm{DD}}-\frac{V_{\mathrm{SW}}}{2}\left(1-\sin \left(2 \pi f t-\pi\left(1+\frac{1}{N}\right)\right)\right) . \tag{7}
\end{equation*}
$$

Step 3: The Currents Flowing in and Out of the Output Node Must Be Defined in Terms of the Voltages Defined in Steps 1 and 2: By defining the voltages as in steps 1 and 2, equations for the currents shown in Fig. 3 can be found. Here, $R$ is the equivalent resistance of the PMOS load, $C_{\mathrm{gdp}}$ is the gate-drain capacitance of the PMOS load, and $C_{\text {in }}$ is the input capacitance of the next delay stage. These values will be further explained in this section

To facilitate the explanation of this method, the first example will make many simplifications. This will result in a simpler, but also less accurate, expression for the oscillation frequency. Many of these simplifications will be removed in Section IV. First, it will be assumed that the resistance of the PMOS load in the linear region is constant. Therefore, the current flowing through this resistance is given by

$$
\begin{equation*}
I_{R}(t)=\frac{V_{\mathrm{DD}}-V_{\mathrm{out}}(t)}{R} . \tag{8}
\end{equation*}
$$

Because $P_{1}$ and $P_{2}$ are in the linear region, the gate to drain capacitance, $C_{\mathrm{gdp}}$, becomes relevant. $C_{\mathrm{gdp}}$ is equal to (1/2)WLC $C_{\mathrm{ox}}$ of the PMOS transistor. The current necessary to charge and discharge $C_{\mathrm{gdp}}$ is given as

$$
\begin{equation*}
I_{\mathrm{Cgdp}}(t)=C_{\mathrm{gdp}} \cdot \frac{d}{d t}\left(V_{\mathrm{bias}}-V_{\mathrm{out}+}(t)\right) . \tag{9}
\end{equation*}
$$

$$
\begin{equation*}
f=\frac{1}{2 N(0.8) R \cdot\left(C_{G D(N 1)}+C_{D B(N 1)}+C_{G D(P 1)}+C_{D B(P 1)}+C_{\mathrm{in}}\right)} . \tag{5}
\end{equation*}
$$



Fig. 4. Expression for $I_{d s}$ depends on $V_{i d}$.

Some difficulty arises in determining the drain current in the differential pair transistors, $I_{d s}$. As derived in [14], the drain current, $I_{d s}$ is

$$
\begin{equation*}
I_{d s}(t)=\frac{I_{\mathrm{SS}}}{2}+\frac{\mu_{n} C_{\mathrm{ox}} \frac{W}{L} V_{i d}(t)}{4} \sqrt{\frac{4 \cdot I_{\mathrm{SS}}}{\mu_{n} C_{\mathrm{ox}} \frac{W}{L}}-V_{i d}^{2}(t)} \tag{10}
\end{equation*}
$$

where $V_{i d}(t)=V_{\text {in }+}(t)-V_{\text {in }}(t)$.
As the magnitude of $V_{i d}$ becomes large, it is possible that all of $I_{\mathrm{SS}}$ will be directed through only one of $N_{1}$ or $N_{2}$, making (10) invalid. The range in which (10) is valid is

$$
\begin{equation*}
-\sqrt{\frac{2 \cdot I_{\mathrm{SS}}}{\mu_{n} C_{\mathrm{ox}} \frac{W}{L}}} \leq V_{i d}(t) \leq \sqrt{\frac{2 \cdot I_{\mathrm{SS}}}{\mu_{n} C_{\mathrm{ox}} \frac{W}{L}}} \tag{11}
\end{equation*}
$$

When $V_{i d}$ equals the left-hand side of the relation in (11), all of $I_{\mathrm{SS}}$ is flowing through $N_{2}$, and any decrease in $V_{i d}$ cannot increase the current through $N_{2}$. Conversely, once $V_{i d}$ equals the right-hand side of this relation, all of $I_{\mathrm{SS}}$ is flowing through $N_{1}$, and any increase in $V_{i d}$ cannot increase the current flowing through $N_{1}$. This range will become important in subsequent steps. This range can be easier to visualize using Fig. 4. Note the voltage lines showing where $V_{i d}$ crosses over the ranges defined in (11). On the right-hand side of the diagram, the value for $I_{d s}$ through $N_{1}$ is shown for each region.

Step 4: Define the Capacitance Between the Output of One Stage and the Input of the Next, as Well as the Current Needed to Charge This Capacitance: For the delay stage used in this example, the capacitance at the output of the delay stage is defined as $C_{\mathrm{in}}$, and the current charging this capacitance is defined as $I_{\mathrm{Cin}}(t)$, as shown in Fig. 3. $C_{\text {in }}$ is the gate capacitance of the source-coupled transistor of the next stage plus and is approximately $(2 / 3) W L C_{\text {ox }}$.

Step 5: Use KCL to Find $I_{\text {Cin }}(t)$ From Step 4 in Terms of the Currents Defined in Step 3: The current charging up the next stage is called $I_{\mathrm{Cin}}(t)$. Using KCL and the currents shown in Fig. 3

$$
\begin{equation*}
I_{\mathrm{Cin}}(t)=I_{R}(t)+I_{\mathrm{Cgdp}}(t)-I_{d s}(t) \tag{12}
\end{equation*}
$$

Step 6: Create an Equation Relating the Change in Voltage on the Output Capacitance in Terms of the Charging Current (Both Defined in Step 4): Using the current-voltage relation for a capacitor

$$
\begin{equation*}
C_{\text {in }} \cdot\left(V_{\text {out }+}\left(t_{n+1}\right)-V_{\text {out }+}\left(t_{n}\right)\right)=\int_{t_{n}}^{t_{n+1}} I_{\mathrm{Cin}}(t) d t \tag{13}
\end{equation*}
$$

Step 7: Determine the Time Ranges to Be Used in Step 6: To determine the frequency, (13) must be evaluated over one full period. However, note that if the integral is done for a full period, (13) will become $0=0$, as both sides contain periodic functions. Therefore, the period must be divided into sections in which $V_{\text {out }+}(t)$ is monotonic, and the expressions from each section must be averaged to obtain a final expression. To determine the time and voltage values to be inserted into


Fig. 5. Figure to determine limits of integration.
(13), a plot of the input and output voltage waveforms, such as Fig. 5, should be used. The time range of interest begins when $V_{\text {out }}$ passes through the midswing point, $V_{\mathrm{DD}}-V_{\mathrm{SW}} / 2$, at $t_{0}$, and continues for one full cycle until $t_{4}$. There are four separate sections of interest labeled on Fig. 5 for which $V_{\text {out }}$ is monotonic, each corresponding to a quarter period. For each of these sections, the value to be substituted into (13) for $\left(V_{\text {out }+}\left(t_{n+1}\right)-V_{\text {out }+}\left(t_{n}\right)\right)$ is either $V_{\mathrm{SW}} / 2$ or $-V_{\mathrm{SW}} / 2$. The other important times are when $V_{i d}$ crosses the ranges determined in step 3. These crossings mean a different expression must be substituted for $I_{d s}$, as shown on the right-hand side of Fig. 5. These times are labeled as $t_{1 a}, t_{1 b}, t_{3 a}$, and $t_{3 b}$

Step 8: Substitute the Values From Steps 1 to 7 Into the Equation Determined in Step 6 and Solve for the Frequency: For each section labeled in Fig. 5, (6)-(10) and (12) should be substituted into (13). To demonstrate this, equations for the first two sections will be shown. For Section I, between $t_{0}$ and $t_{1}$ in Fig. 5, $V_{i d}$ is below the bottom threshold line, meaning that for the entire time period, no current is flowing through $N_{1}$. Therefore, for this segment, $I_{d s}=0$. Using (12) and (13)

$$
\begin{equation*}
C_{\mathrm{in}} \cdot \frac{V_{\mathrm{SW}}}{2}=\int_{t 0}^{t 1}\left(I_{R}(t)+I_{\mathrm{Cgdp}}(t)\right) d t \tag{14}
\end{equation*}
$$

After substituting in the appropriate expressions for $I_{R}(t)$ and $I_{\mathrm{Cgdp}}(t),((8)$ and (9) respectively) the only unknown becomes the frequency, $f$. Therefore, solving for $f$ gives

$$
\begin{equation*}
f_{1}=\frac{1}{4} \cdot \frac{\pi-2}{\pi \cdot R \cdot\left(C_{\mathrm{in}}+C_{\mathrm{gdp}}\right)} \tag{15}
\end{equation*}
$$

We have completed Section I and now move onto Section II. For Section II, there are two additional times labeled between $t_{1}$ and $t_{2}$. These times, $t_{1 a}$ and $t_{1 b}$, correspond to times when $V_{i d}$ crosses the threshold values corresponding to a new range in the relation given in (11). These threshold crossings mean that the equation giving $I_{d s}$ becomes piecewise. From time $t_{1}$ to $t_{1 a}, I_{d s}=0$. From time $t_{1 a}$ to $t_{1 b}, I_{d s}$ is given by (10). From time $t_{1 b}$ to $t_{2}, I_{d s}=I_{\mathrm{SS}}$. Therefore, substituting (6)-(12) and these time values into (13) results in

$$
\begin{align*}
C_{\mathrm{in}} \cdot \frac{-V_{\mathrm{SW}}}{2}=\int_{t 1}^{t 2}\left(I_{R}(t)\right. & \left.+I_{\mathrm{Cgdp}}(t)\right) d t+\int_{t 1}^{t 1 a}(0) d t \\
& +\int_{t 1 a}^{t 1 b}\left(I_{d s}(t)\right) d t+\int_{t 1 b}^{t 2}\left(I_{\mathrm{SS}}\right) d t \tag{16}
\end{align*}
$$

TABLE II
Hspice Parameters

| Cj | Zero-bias area junction capacitance |
| :--- | :--- |
| Cjsw | Zero-bias sidewall junction capacitance |
| Cgdo | Gate-drain overlap capacitance |
| pb | $p-n$ junction potential |
| pbsw | $p-n$ junction sidewall potential |
| mj | Area junction grading coefficient |
| mjsw | Sidewall junction grading coefficient |
| Ad | Drain area |
| Pd | Drain perimeter |

Again, the only unknown in (16), after substitution, is the frequency, and solving for $f$ gives

$$
\begin{equation*}
f_{2}=\frac{1}{4} \cdot \frac{V_{\mathrm{SW}} N(2-\pi)+4 \pi I_{\mathrm{SS}} R}{\pi N V_{\mathrm{SW}} R\left(C_{\mathrm{in}}+C_{\mathrm{gdp}}\right)} \tag{17}
\end{equation*}
$$

The same method can be used for Sections III and IV to find $f_{3}$ and $f_{4}$, respectively.

Step 8: Calculate the Overall Frequency Equation by Averaging the Four Values Obtained in Step 7: Now that four separate frequency expressions have been found, these expressions can be used to determine an equation for the frequency of oscillation of the RO. To do this, average the four values obtained in Step 7. In this case, the frequency becomes

$$
\begin{equation*}
f_{\mathrm{ave}}=\frac{I_{\mathrm{SS}}}{2 \cdot N \cdot V_{\mathrm{SW}} \cdot\left(C_{\mathrm{in}}+C_{\mathrm{gdp}}\right)} \tag{18}
\end{equation*}
$$

Note that this equation is equivalent to (2), suggesting some validity to this method. Simulation results and a more accurate equation derived later also reinforce the validity of the method proposed here. Also, note that due to the symmetry of the differential delay stage, (18) can be found by averaging only $f_{1}$ and $f_{2}$.

Equation (18) shows that the frequency is directly proportional to the tail current and is inversely proportional to the number of delay stages, the voltage swing and to the parasitic and load capacitances.

## IV. Addition of Parasitic and Secondary Effects

As mentioned, equations in Section III are based on several simplifying assumptions. In this section, we will remove some of these assumptions to develop a more accurate expression for the frequency. One of the benefits of the proposed method is that the designer can determine which parasitic and secondary effects should be included in the frequency derivation. The parasitics introduced in this section use some hspice parameters, which are shown in Table II.

The equations use an " $n$ " or " $p$ " following these parameters to refer to the NMOS or PMOS parameter, respectively. For example, $C j_{p}$ refers to the zero-bias area junction capacitance of a PMOS transistor.

The derivation for (18) assumes that the equivalent resistance of the PMOS load is constant. In reality this resistance is a function of $V_{d s}$. Since $V_{d s}$ is a function of time, this resistance is also a function of time. The general equation for the transistor resistance in the linear region is given as

$$
\begin{equation*}
R=\frac{1}{\left[\mu_{p} C_{\mathrm{ox}} \frac{W}{L}\left(\left|V_{g s}\right|-\left|V_{t p}\right|-\left|V_{d s}\right|\right)\right]} \tag{19}
\end{equation*}
$$

For the circuit in Fig. 2, $\left|V_{g s}\right|=V_{\mathrm{DD}}-V_{\text {bias }}$ and $\left|V_{d s}\right|=V_{\mathrm{DD}}-$ $V_{\text {out }+}(t)$. Making these substitutions in (19) gives (20), an expression for the PMOS load resistance as a function of time we get

$$
\begin{equation*}
R(t)=\frac{1}{\left[\mu_{p} C_{\mathrm{ox}} \frac{W}{L}\left(V_{\mathrm{DD}}-V_{\mathrm{bias}}-\left|V_{t p}\right|-\left(V_{\mathrm{DD}}-V_{\mathrm{out}+}(t)\right)\right)\right]} \tag{20}
\end{equation*}
$$

In the derivation of (18), we also ignored the drain-bulk capacitances of all four transistors shown in Fig. 2. These capacitances are a function of the drain voltage. Since the drain voltage varies with time, these


Fig. 6. KCL including additional effects.
capacitances are also a function of time. The expression for this capacitance is given in the following [15]:

$$
\begin{equation*}
C_{d b}(t)=\frac{C j \cdot A d}{\left(1+\frac{V_{d b}(t)}{p b}\right)^{m j}}+\frac{C j s w \cdot P d}{\left(1+\frac{V_{d b}(t)}{p b s w}\right)^{m j s w}} \tag{21}
\end{equation*}
$$

For the differential pair, the drain voltage is $V_{\text {out }+}(t)$ and the bulk voltage is ground, meaning that $V_{d b}(t)$ is equal to $V_{\text {out }+}(t)$. For the PMOS load, the drain voltage is $V_{\text {out }+}(t)$ and the bulk voltage is $V_{\mathrm{DD}}$, meaning that $V_{d b}(t)$ is equal to $V_{\text {out }+}(t)-V_{\mathrm{DD}}$.

A third simplification made in the derivation of (18) is that the gatedrain overlap capacitance of the differential pair transistors was ignored. This capacitance is given in (22). The voltages on both nodes of this capacitance are time varying, with the gate voltage being $V_{\text {in }}(t)$ and the drain voltage being $V_{\text {out }+}(t)$. Since both node voltages are time varying, the contribution of this capacitance with respect to the oscillation frequency becomes difficult to determine. Since these voltages are predefined as $V_{\mathrm{in}+}(t)$ and $V_{\text {out }+}(t)$, the proposed method is able to determine their contribution

$$
\begin{equation*}
C_{\mathrm{gdovn}}=W_{n} \cdot C_{\mathrm{gdon}} \tag{22}
\end{equation*}
$$

At this point, we have removed three of the assumptions made in Section III. We have made the equivalent resistance of the PMOS load a time-varying function of $V_{d s}$. We have included the drain-bulk capacitances of all four transistors shown in Fig. 2. Furthermore, we have also included the gate-drain overlap capacitance of the differential pair transistors. Note that, for a time-varying capacitor, the following must be used to determine the current :

$$
\begin{equation*}
I(t)=C(t) \cdot \frac{d V(t)}{d t}+\frac{d C(t)}{d t} \cdot V(t) \tag{23}
\end{equation*}
$$

If the capacitance is constant, $d C(t) / \mathrm{dt}=0$, and (23) simplifies to

$$
\begin{equation*}
I(t)=C \cdot \frac{d V(t)}{d t} \tag{24}
\end{equation*}
$$

However, (23) will be used in this example to simplify the final expression, as it only affects the drain-bulk capacitances. These three additional effects and the related currents are shown in Fig. 6

We now have expressions for the resistance, the parasitic capacitances, and the related currents, all of which are time varying. To solve for the frequency, the method is identical to that described in Section III. The new time-varying expressions for all currents and parasitics must be substituted. Including these additional currents, the new KCL equation is given as

$$
\begin{align*}
I_{\mathrm{Cin}}(t)=I_{R}(t)+I_{\mathrm{Cgdp}}(t)+I_{\mathrm{Cgdovn}}(t) & -I_{\mathrm{Cdbn}}(t) \\
& +I_{\mathrm{Cdbp}}(t)-I_{d s}(t) \tag{25}
\end{align*}
$$



Fig. 7. Comparison of simulation and analytical results:(a) frequency versus $I_{\mathrm{SS}}$ (b) frequency versus $V_{\mathrm{SW}}$ (c) frequency versus $N$.

Following the steps outlined in Section III, and using the binomial expansion for simplification of the $C j$ and $C j s w$ terms, the resulting equation for the frequency is given in (26), shown at the bottom of the page. The time-varying PMOS load resistance, $R(t)$, adds no additional terms in (26). This means that including the time-varying nature of the variable PMOS load resistance has no effect on frequency. However, the drain-bulk capacitances of the PMOS and NMOS transistors add to the denominator, and decrease the frequency. Moreover, the gate-drain overlap capacitance is multiplied by a factor of $1+$ $\cos (\pi / N)$. This factor is equivalent to showing the effect of the Miller capacitance at this node because the voltages at both nodes of the capacitor, $V_{\mathrm{in}+}(t)$ and $V_{\mathrm{out}+}(t)$, are moving in opposite directions. As $N$ increases, the phase difference of these voltages approaches $\pi$ and the value of $1+\cos (\pi / N)$ approaches 2 , resulting in a doubling of the gate-drain overlap capacitance.

At this point, we have shown that the proposed method, which results in (26), is able to incorporate additional parasitic and secondary effects. These time-varying parameters are easily included in the frequency equation. Note that this method can be used for modern scaled
geometries, as all steps and equations are based on transistor and circuit equations. However, it is important to use equations that account for short channel effects, such as velocity saturation, for the current equations.

## V. Simulation Versus Analytical Results

To determine the validity of the frequency equation derived here, (26), a test bench was created with ROs using the delay stage shown in Fig. 2. The simulations were done in a $1.8 \mathrm{~V}, 0.18-\mu \mathrm{m}$ CMOS process. The transistor sizes were chosen such that the circuit would oscillate over a wide range of $I_{\mathrm{SS}}$ and $V_{\mathrm{SW}}$ values. ROs with different numbers of delay stages were also simulated to see how the frequency varied with $N$. Fig. 7 plots the simulated and analytical results predicted by (26) and other equations discussed in Section II. The frequency is plotted as a function of $I_{\mathrm{SS}}, V_{\mathrm{SW}}$, and $N$, respectively. As is evident from plots, (26) has the least error with respect to the simulated results. Equation (26) appears to be accurate for low $I_{\mathrm{SS}}$ and high $V_{\mathrm{SW}}$ values.

Different analytical equations are derived with varying assumptions. Therefore, when plotted, they predict different behavior. For example,

$$
\begin{equation*}
f:=\frac{I_{\mathrm{SS}}}{2 N V_{\mathrm{SW}}\left[C_{\mathrm{in}}+C_{\mathrm{gdp}}+\frac{C j_{n} A d_{n}}{\left(1+\frac{V_{\mathrm{DD}} D}{\mathrm{pb}}\right)^{\mathrm{mj}_{\mathrm{n}}}}+\frac{C j s w_{n} P d_{n}}{\left(1+\frac{V_{\mathrm{DD}}}{\mathrm{pbsw}}\right)^{\mathrm{mjsw}_{\mathrm{n}}}}+\left(1+\cos \left(\frac{\pi}{N}\right)\right) W_{n} \operatorname{Cgdo}_{\mathrm{n}}+\operatorname{Cj}_{\mathrm{p}} \mathrm{Ad}_{\mathrm{p}}+\operatorname{Cjsw}_{\mathrm{p}} \mathrm{Pd}_{\mathrm{p}}\right]} \tag{26}
\end{equation*}
$$

the difference between (26) and (2) is that (2) does not take into account the gate-drain overlap capacitance. Moreover, (2) does not let the designer know what values to use for the drain-bulk capacitances. Equation (4) has similar issues as (2). This equation also overestimates the frequency due to the $\ln (2)$ factor that arises from the assumptions made in the equation's derivation. Equation (5) contains the same parasitic capacitance values as (26) with the exception of the Miller effect on the overlap capacitance. Moreover, (5) also contains a 0.8 factor related to the equation derivation and seems to overestimate the frequency.

Although (26) results in a more accurate prediction of the frequency, it does not fully predict the trends in the changes in frequency with changes in parameter values. The relationship between frequency and the number of stages is accurate, but as Fig. 7(a) shows, the frequency is not directly proportional to $I_{\mathrm{SS}}$, as (26) suggests. The relative gains in frequency diminish as $I_{\mathrm{SS}}$ increases, suggesting a law of diminishing returns. Also, Fig. 7(b) shows that as $V_{\mathrm{sw}}$ becomes small, the inverse relationship suggested by (26) is not accurate. Therefore, further improvements need to be made to this equation. These improvements might be in the form of accounting for velocity saturation and RF effects.

## VI. Conclusion

This brief has provided the framework for a new method to derive an analytical equation for the oscillation frequency of an RO. The method creates an equation where the only unknown is the frequency of oscillation. This is achieved by assuming a sinusoidal waveform. The method can account for many parasitics and secondary effects. The equation derived in this brief more accurately predicts the frequency than previous equations for a simulated RO.

## References

[1] S. B. Anand and B. Razavi, "A CMOS clock recovery circuit for 2.5-Gb/s NRZ data," IEEE J. Solid-State Circuits, vol. 36, pp. 432-439, Mar. 2001.
[2] H. Djahanshahi and C. A. T. Salama, "A two-stage differential CCO implementation in submicron CMOS," in Proc. IEEE Midwest Symp. Circuits and Systems, Aug. 2000, pp. 294-297.
[3] C. H. Park, O. Kim, and B. Kim, "A $1.8-\mathrm{GHz}$ self-calibrated phaselocked loop with precise I/Q matching," IEEE J. Solid-State Circuits, vol. 36, pp. 777-783, May 2001.
[4] L. Sun and T. A. Kwasniewski, "A $1.25-\mathrm{GHz} 0.35-\mu \mathrm{m}$ monolithic CMOS PLL based on a multiphase ring oscillator," IEEE J. Solid-State Circuits, vol. 36, pp. 910-916, June 2001.
[5] J. Savoj and B. Razavi, "A $10-\mathrm{Gb} / \mathrm{s}$ CMOS clock and data recovery circuit with a half-rate linear phase detector," IEEE J. Solid-State Circuits, vol. 36, pp. 761-767, May 2001.
[6] L. Wu, H. Chen, S. Nagavarapu, R. Geiger, E. Lee, and W. Black, "A monolithic $1.25 \mathrm{Gbits} / \mathrm{sec}$ CMOS clock/data recovery circuit for fiber channel transceiver," in Proc IEEE Int. Symp. Circuits and Systems, vol. 2, 1999, pp. 565-568.
[7] C. K. K. Yang, R. Farjad-Rad, and M. A. Horowitz, "A $0.5-\mu \mathrm{m}$ CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling," IEEE J. Solid-State Circuits, vol. 33, pp. 713-722, May 1998.
[8] T. Weigandt, "Low-phase-noise, low-timing-jitter design techniques for delay cell based VCOs and frequency synthesizers," Ph.D. dissertation, Univ. California, Berkeley, 1998.
[9] B. Leung, VLSI for Wireless Communication. Upper Saddle River, NJ: Prentice-Hall, 2002.
[10] M. Alioto and G. Palumbo, "Oscillation frequency in CML and ESCL ring oscillators," IEEE Trans. Circuits Syst. I, vol. 48, pp. 210-214, Feb. 2001.
[11] B. Razavi, "A 2-GHz 1.6-mW phase-locked loop," IEEE J. Solid-State Circuits, vol. 32, pp. 730-735, May 1997.
[12] -_"A study of phase noise in CMOS oscillators," IEEE J. Solid-State Circuits, vol. 31, pp. 331-343, Mar. 1996.
[13] B. Kim, D. Helman, and P. R. Gray, "A 30-MHz hybrid analog/digital clock recovery circuit in $2-\mu \mathrm{m}$ CMOS," IEEE J. Solid-State Circuits, vol. 25, pp. 1385--1394, Dec. 1990.
[14] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
[15] A. Bellaouar and M. I. Elmasry, Low-Power Digital VLSI Design. Norwell, MA: Kluwer, 2000, p. 82.

# Flexible Multivariable Design Procedure for Optimum Operation of the Class-E Amplifier Using State Space Techniques 

Jörg Felder and Bernhard Rembold


#### Abstract

The Class-E amplifier is a highly efficient tuned switching power amplifier with a linear drain amplitude modulation characteristic ideally suited for high-efficiency amplifier systems (e.g., Kahn-amplifiers). This brief describes a design procedure to determine the circuit elements for optimum operation of the amplifier using state space methods. Finite feed inductance and quality factor of the resonant circuit are taken into account. It is shown that high efficiency can be sustained for a wide variety of element combinations, allowing relaxed demands on the output capacitance of the active device. This is especially useful for high-frequency amplifiers where the maximum operation frequency of a given device is often limited by its intrinsic drain-source capacitance.


Index Terms-Class-E amplifier, design procedure, high efficiency, multiple element combinations.

## I. Introduction

Class-E amplification introduced by the SoKals [1] (Fig. 1) has been applied in RF generators, e.g., in lighting applications, or in highefficiency amplification systems such as "Envelope Elimination and Restoration" [2], [3]. The frequency ranges from a few megahertz over personal communication systems (PCS) band applications [4], [5] to microwave dc-dc converters [6].

When properly designed, voltage and current will at no point of time be present simultaneously across the active device, thus eliminating, in theory, any loss of power. Boundary conditions for optimized operation of the Class-E amplifier are zero-drain voltage $U_{C_{\mathrm{DS}}}$ and zero slope of drain voltage at the time the switch turns on [1].

Several design procedures to obtain amplifier elements for optimum operation have been described. Earlier works [7], [8] derived solutions analytically assuming that the feed inductance $L_{\mathrm{dc}}$ and the quality factor $Q_{L}$ of the series filter $C_{0}$ and $L_{0}$ be infinite. Both assumptions inhibit amplitude modulation of the amplifier, discarding the advantage of a linear-drain-modulation characteristic. The existence of solutions for finite feed inductance and quality factor has been proven in [9] using steady-state methods and was applied by Mandojana in [10].

This brief derives a description of the generalized Class-E amplifier based on [9] and [10] with some changes for computational efficiency.

[^1]
[^0]:    Manuscript received May 13, 2002; revised August 1, 2002 and September 9, 2002. This paper was recommended by Associate Editor A. M. Soliman.
    The authors are with the Electrical and Computer Engineering Department, University of Waterloo, Waterloo, ON, Canada N2L 3G1 (e-mail: sdocking@alumni.uwaterloo.ca).

    Digital Object Identifier 10.1109/TCSI.2002.808235

[^1]:    Manuscript received February 5, 2002; revised July 22, 2002. This work was supported by the German research foundation (DFG) as research unit "Surface NMR on Elastomers and Biological Tissue." This paper was recommended by Associate Editor A. M. Soliman.

    The authors are with the Institute of High Frequency Technology, University of Technology Aachen, Aachen, Germany (e-mail: felder@ihf.rwth-aachen.de; rembold@ihf.rwth-aachen.de).

    Digital Object Identifier 10.1109/TCSI.2002.808222

