
E&CE 327 Final

2008t1 (Winter)

Instructions and General Information

- 100 marks total
- Time limit: 2.5 hours (150 minutes)
- Calculators are allowed
- No books, no notes, no computers
- If you need extra paper, request some from a proctor.
- Write neatly.
- **The proctors and instructors will not answer questions, except in cases where an error on the exam is suspected. If you are confused about a question, write down your assumptions or interpretation.**
- **To earn partial credit, you must show the formulas you are using and all of your work.**
- **Justifications of answers will be marked according to correctness, clarity, and conciseness.**

			Total Marks	Approx. Time	Page
Q0	!!Almost Free!!	<input type="text"/>	1	0	3
Q1	Short Answer	<input type="text"/>	20	20	4
Q2	Performance	<input type="text"/>	20	20	6
Q3	Power	<input type="text"/>	20	25	9
Q4	Timing Analysis	<input type="text"/>	20	25	11
Q5	Testing and Faults	<input type="text"/>	20	35	14
Totals		<input type="text"/>	100	125	

Name: _____

UWUserid: _____

Potentially Useful Information

$$P = \frac{1}{2}(A \times C \times V^2 \times F) + (\tau \times A \times V \times \text{Ish} \times F) + (V \times \text{IL})$$

$$T = \frac{\text{Ins} \times C}{F}$$

$$F \propto \frac{(V - Vt)^2}{V}$$

$$P = V \times I$$

$$P = \frac{W}{T}$$

$$\text{IL} \propto e^{\frac{-q \times Vt}{k \times T}}$$

$$S = \frac{T1}{T2}$$

$$M = \frac{F/10^6}{\left(\sum_{i=0}^n P_i \times C_i\right)}$$

$$q = 1.60218 \times 10^{-19} \text{C}$$

$$k = 1.38066 \times 10^{-23} \text{J/K}$$

$$\log_x y = \frac{\log y}{\log x}$$

Q0 (1 Mark) !!Almost Free!!

(estimated time: 0 minutes)

Ten years from now, what, if anything, will you remember about this course, other than TimBits?

Q1c (10 Marks) Functional Verification


Your manager recently attended a conference on Assertion-Based Verification (ABV) and wants to explore whether to adopt ABV in the verification process. She has asked you to prepare a brief information sheet for discussion in the group.

Briefly describe what an assertion is and how it is used in verification.

List any specification styles that are alternatives to assertions.

Describe the types of circuits that are best suited for assertions.

Describe the types of circuits for which assertions are a poor choice of specificatio style.



Minimum pixels-per-second

Q3b (8 Marks) Clock Gating Design

Briefly describe your design for the clock gating circuit. You may describe the design in words, draw a circuit, or use both text and a picture.

A large grid of small '+' symbols for writing the answer.



Layout with least delay, or equation

Q4b (5 Marks) Alternative layout

In Layout A, how would the delay from G_0 to G_2 be affected by swapping the location of G_1 and G_2 ? **Justify your answer in terms of the Elmore delay model.**

Grid for justification answer.


Delay change **Increase** **No change** **Decrease** **Insufficient info**

Q4c (5 Marks) Low-res antifuse

The FPGA layout rules allow one of the antifuses to be a special low-resistance antifuse which has significantly less resistance than a normal antifuse. For layout-A, which antifuse would you choose to have low-resistance to minimize the delay from G_0 to G_2 ?

NOTES:

1. Indicate your choice for the low-resistance antifuse by circling it in the picture below




Layout-A

Grid for answer to Q4c.

Q5 (20 Marks) Testing and Faults*(estimated time: 35 minutes)*

In this question, you will analyze the circuit below for single stuck-at faults.

**NOTES:**

1. There are copies of the circuit and Karnaugh-map templates on the pages following this question.

Q5a (15 Marks) Test Vectors


You have time to run at most three test vectors. Which test vectors should you run, and in which order should you run them?

Test vector #1

Test vector #2

Test vector #3

Extra copies for work



Q5b (5 Marks) Coverage

With the test vectors that you chose, what fault coverage will you achieve?

Fault coverage