

# **E&CE 223**

## **Digital Circuits & Systems**

### **Lecture Transparencies**

### **(Asynchronous Sequential Circuits)**

**M. Sachdev**

## **Section 5**

- **Major topics**
  - Secondary variables
  - Excitation table
  - Transition table
  - Race hazard
  - Cycle and stability
  - Primitive flow table
  - Merged flow table
  - Hazards


# Introduction

- **Synchronous, sequential circuit has a synchronizing signal (clock)**

- Asynchronous sequential logic has no clock signal
- Also known as fundamental mode sequential logic

- **Memory is achieved by**

- Unlocked latches, or
- Delay elements, or
- Inherent delay in circuits



# Definitions

- **The asynchronous circuit is in**

- **Stable state** if  $y_i = Y_i$  for all  $i$
- **Transition state** if  $y_i \neq Y_i$  for all  $i$

- **In analysis and design one normally assumes that the combinational circuit is ideal (0 delay) and considers the delays as lumped delay elements**

- **Design restrictions**

- Normally requires that inputs **do not** change simultaneously (i.e., within the settling time of the circuit after an input change)
- Hence, input changes only in stable states

- **Excitation table**

- K map of  $Y_i$  and outputs in terms of  $y_i$  and inputs

■ **Transition table**


- Excitation table for  $Y_i$  with stable states marked

■ **Flow table**

- Same table as transition table, but in symbolic form

■ **Example: analyze the circuit**

- $Y_2 = x'_2x_1y_2 + x_2x_1y_1 + x_2x'_1y'_1$
- $Y_1 = x'_2x_1 + x_2y_1$
- 



## Excitation and Transition Table

■ **Circle indicates a stable state**

- Every row has a stable state, hence 4 stable states

■ **When  $y_2y_1 \neq Y_2Y_1$  (due to input change) a transition to new row will occur**

■ **Example**

$x_2x_1 = Y_2Y_1 = y_2y_1 = 00$  (ini. cond.)  
 $x_2x_1 = 00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00$

		$x_2x_1$			
		00	01	11	10
$y_2y_1$	00	00	01	00	10
	01	00	01	11	01
	11	00	11	11	01
	10	00	11	00	10

Y<sub>2</sub>Y<sub>1</sub>

<b>y<sub>2</sub>y<sub>1</sub></b>	<b>x<sub>2</sub>x<sub>1</sub></b>	<b>Y<sub>2</sub>Y<sub>1</sub></b>
<b>00</b>	<b>00</b>	<b>00 (initial condition)</b>
	<b>01</b>	<b>01</b>
<b>01</b>	<b>01</b>	<b>01</b>
	<b>11</b>	<b>11</b>
<b>11</b>	<b>11</b>	<b>11</b>
	<b>10</b>	<b>01</b>
<b>01</b>	<b>10</b>	<b>01</b>
	<b>00</b>	<b>00</b>
<b>00</b>	<b>00</b>	<b>00</b>

## Flow Table

■ Let **00 = a; 01 = b; 11 = c; 01 = d**

- 00 = a
- 01 = b
- 11 = c
- 01 = d

The resulting flow table is

		x <sub>2</sub> x <sub>1</sub>			
		00	01	11	10
present state	a	(a)	b	a	d
	b	a	(b)	c	(b)
	c	a	(c)	(c)	b
	d	a	c	a	(d)
		next state			

# Race Conditions

■ A race condition is caused when two or more binary state variables change value due to change in an input variable

- Unequal delays may cause state variables to change in unpredictable manner
- Race condition may be
  - (i) non- critical, or
  - (ii) critical

	x	
	0	1
y1y2	00	11
01		11
11		(11)
10		11

Possible transistions  
 00 -> 11  
 00 -> 01 -> 11  
 00 -> 10 -> 11

non-critical race

	x	
	0	1
y1y2	00	11
01		(01)
11		(11)
10		(10)


Possible transistions  
 00 -> 11  
 00 -> 01  
 00 -> 10

critical race

# Stability Consideration


■ Circuit is unstable if it oscillates between two unstable states

- $Y = (x_1y)'x_2 = x_1'x_2 + x_2y'$
- 




	$x_1x_2$			
	00	01	11	10
y	00	1	1	(0)
0	(0)	1	1	(0)
1	0	(1)	0	0

# Circuits with Latches




S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0




y	SR			
	00	01	11	10
0	0	0	0	1
1	1	0	0	1

$Y = S + R'y$

# Circuits with Latches




S	R	Q	Q'
1	0	0	1
1	1	0	1 (after SR = 10)
0	1	1	0
1	1	1	0 (after SR = 01)
0	0	1	1



y	SR			
	00	01	11	10
0	1	1	0	0
1	1	1	1	0

$Y = S' + Ry$

# Analysis Example



# Analysis: Transition Table

■ **Analysis Procedure for NOR latch based asynchronous circuit**

- (i) Label each latch o/p with  $Y_i$  and feed back path with  $y_i$
- (ii) Derive Boolean functions for  $S_i$  and  $R_i$
- (iii) Check  $SR = 0$  for each NOR latch
- (iv) Evaluate  $Y = S + R'y$  for each latch
- (v) Construct the transition table
- (vi) Circle all stable states

		$x_1x_2$			
		00	01	11	10
$y_1y_2$	00	00	00	01	00
	01	01	01	11	11
	11	00	11	11	10
	10	00	10	11	10

$$Y_1 = S_1 + R_1'y_1 = x_1y_2 + (x_1 + x_2)y_1 = x_1y_2 + x_1y_1 + x_2y_1$$

$$Y_2 = S_2 + R_2'y_2 = x_1x_2 + (x_2 + y_1')y_2 = x_1x_2 + x_2y_2 + y_2y_1'$$

## Implementation: Example

- Given the transition table, obtain the sequential circuit with SR latches

		x1x2			
	y	00	01	11	10
0		0	0	0	1
1		0	0	1	1

y	Y	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$Y = x1x'2 + x1y$

		x1x2			
	y	00	01	11	10
0		0	0	0	1
1		0	0	X	X

		x1x2			
	y	00	01	11	10
0		X	X	X	0
1		1	1	0	0

$S = x1x'2$

$R = x'1$

## Implementation: Procedure

- Given the transition table, the general procedure for implementing a circuit with SR latches is
  - (i) Derive a pair of maps for each  $S_i$  and  $R_i$  ( $i = 1, 2, \dots, k$ )
  - (ii) Derive the simplified Boolean function for each  $S_i$  and  $R_i$  (remember  $S_i R_i = 0$ )
  - (iii) Draw the logic diagram using  $k$  latches



## Design Example

■ **To design a gated latch**

- D, data input; G, gating input; Q, the output
- $Q \leftarrow D$  if  $G = 1$  and Q retains its previous value if  $G = 0$

■ **Gated latch state table**


state	Inputs		Output	Comments
	D	G	Q	
a	0	1	0	$G = 1$
b	1	1	1	$G = 1$
c	0	0	0	after state a or d
d	1	0	0	after state c
e	1	0	1	after state b or f
f	0	0	1	after state e

## Gated Latch: Flow Table


		DG			
		00	01	11	10
present state	a	c, -	(a), 0	b, -	-, -
	b	-, -	a, -	(b), 1	e, -
	c	(c), 0	a, -	-, -	d, -
	d	c, -	-, -	b, -	(d), 0
	e	f, -	-, -	b, -	(e), 1
	f	(f), 1	a, -	-, -	e, -

- The primitive flow table has only one stable state in each row

# Primitive Flow Table Reduction



# Transition Table and Logic Diagram



## Unstable States

- Unlike stable states, the unstable states have unspecified outputs

- Can cause momentary undesirable output

a	Ⓐ, 0	b, -
b	c, -	Ⓑ, 0
c	Ⓒ, 1	d, -
d	a, -	Ⓓ, 1

Flow table (given)

0	0
X	0
1	1
X	1

Output assignment

## Design procedure for asynchronous circuits

- (i) Obtain a primitive table from specifications
- (ii) Reduce flow table by merging rows in the primitive flow table
- (iii) Assign binary state variables to each row of reduced table
- (iv) Assign output values to dashes associated with unstable states to obtain the output map
- (v) Simplify Boolean functions for excitation and output variables;
- (vi) Draw the logic diagram

# Systematic reduction of Flow and State Tables

■ **Two techniques:**

- (i) Implications table, and
- (ii) Merger diagram

■ **Implication table**

- Tabulation of possible equivalent states (rows)
- Tick for equivalent, and X for not equivalent
- Two states, a, b are equivalent iff
  - (i) outputs are equivalent
  - (ii) transfers to the same (or equivalent state(s) for given input sequence

## Example: Implication Table

■ **State table to be reduced**

Present state	Next state		Output	
	X=0	X=1	X=0	X=1
a	d	b	0	0
b	e	a	0	0
c	g	f	0	1
d	a	d	1	0
e	a	d	1	0
f	c	b	0	0
g	a	e	1	0

## Example: Implication Table

b	d,e ✓					
c	X	X				
d	X	X	X			
e	X	X	X	✓		
f	c,d X	c,e X a,b	X	X	X	
g	X	X	X	d,e ✓	d,e ✓	X
	a	b	c	d	e	f

## Example: Reduced State Table

■ **Reduced table**

Present state	Next state		Output	
	X=0	X=1	X=0	X=1
a	d	a	0	0
c	d	f	0	1
d	a	d	1	0
f	c	a	0	0

■ **The equivalent states are**


- (a,b), (d,e), (d,g), (e,g)

■ **Hence the reduced states are**

- (a,b), c, (d,e,g), f

# Hazards

- Unwanted switching transients, “glitches”, that may cause circuit to malfunction



- Static 1 hazard

- Glitches are inherent in a digital circuit and can not be eliminated totally
  - Similarly static 0 hazard can be explained
- Dynamic hazards
  - the output changes multiple times instead of 0 -->1 or 1 --> 0 transition
- Example of a dynamic hazard