# Lecture Transparencies (Asynchronous Sequential Circuits) 

M. Sachdev

## Section 5

- Major topics
- Secondary variables
- Excitation table
o Transition table
- Race hazard
- Cycle and stability
- Primitive flow table
- Merged flow table
o Hazards


## Introduction

- Synchronous, sequential circuit has a synchronizing signal (clock)
- Asynchronous sequential logic has no clock signal
- Also known as fundamental mode sequential logic
- Memory is achieved by
- Unclocked latches, or
o Delay elements, or
o Inherent delay in circuits


■ E\&CE 223 ■

## Definitions

- The asynchronous circuit is in
- Stable state if $y_{i}=Y_{i}$ for all $i$
- Transition state if $y_{i} \neq Y_{i}$ for all $i$
- In analysis and design one normally assumes that the combinational circuit is ideal (0 delay) and considers the delays as lumped delay elements
- Design restrictions
o Normally requires that inputs do not change simultaneously (i.e., within the settling time of the circuit after an input change)
o Hence, input changes only in stable states
- Excitation table
o $K$ map of $Y_{i}$ and outputs in terms of $y_{i}$ and inputs


## - Transition table

o Excitation table for $Y_{i}$ with stable states marked

## - Flow table

o Same table as transition table, but in symbolic form

- Example: analyze the circuit
- $Y_{2}=x^{\prime}{ }_{2} x_{1} y_{2}+x_{2} x_{1} y_{1}+x_{2} x^{\prime}{ }_{1} y^{\prime}{ }_{1}$
- $Y_{1}=x^{\prime}{ }_{2} x_{1}+x_{2} y_{1}$

O


## Excitation and Transition Table

- Circle indicates a stable state
o Every row has a stable state, hence 4 stable states
- When $y_{2} y_{1} \neq Y_{2} Y_{1}$ (due to input change) a transition to new row will occur
- Example
$x 2 x 1=Y 2 y 1=y 2 y 1=00$ (ini. cond.)
x2x1 =00 --> 01 --> 11 --> 10 --> 00

| x2x1 |  |  |  | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 00 | (00) | 01 | 00 | 10 |
| 01 | 00 | (01) | 11 | (01) |
| 11 | 00 | (11) | (11) | 01 |
| 10 | 00 | 11 | 00 | (10) |

Y2Y1

| y2y1 | x2x1 | Y2Y1 |
| :---: | :---: | :---: |
| 00 | 00 | 00 (initial condition) |
|  | 01 | 01 |
| 01 | 01 | 01 |
|  | 11 | 11 |
| 11 | 11 | 11 |
|  | 10 | 01 |
| 01 | 10 | 01 |
|  | 00 | 00 |
| 00 | 00 | 00 |

## Flow Table

- Let $00=\mathrm{a} ; 01=\mathrm{b} ; 11=\mathrm{c} ; 01=\mathrm{d}$
- $00=\mathrm{a}$
- $01=b$
- $11=c$
o 01 = d
The resulting flow table is

| present <br> state <br> a | x 2 x 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
|  | (a) | b | a | d |
| b | a | (b) | c | (b) |
| c | a | (c) | (c) | b |
| d | a | c | a | (d) |

## Race Conditions

- A race condition is caused when two or more binary state variables change value due to change in an input variable
- Unequal delays may cause state variables to change in unpredictable manner
- Race condition may be (i) non- critical, or
(ii) critical


Possible transistions 00 -> 11
00 -> 01 -> 11
00 -> 10 -> 11
non-critical race


Possible transistions 00 -> 11
$00->01$
00 -> 10
critical race

## Stability Consideration

- Circuit is unstable if it oscillates between two unstable states
- $Y=\left(x_{1} y\right)^{\prime} x_{2}=x^{\prime}{ }_{1} x_{2}+x_{2} y^{\prime}$
- 



## Circuits with Latches



## Circuits with Latches



| $S$ | $R$ | $Q$ | $Q^{\prime}$ |
| :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | $1($ after $S R=10)$ |
| 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | $0($ after $S R=01)$ |
| 0 | 0 | 1 | 1 |


$Y=S^{\prime}+R y$

## Analysis Example



Department of Electrical \& Computer Engineering, University of Waterloo
228 of 243

## Analysis: Transition Table

- Analysis Procedure for NOR latch based asynchronous circuit
(i) Label each latch o/p with $Y_{i}$ and feed back path with $y_{i}$
(ii) Derive Boolean functions for $S_{i}$ and $R_{i}$
(iii) Check $\mathrm{SR}=0$ for each NOR latch
(iv) Evaluate $\mathrm{Y}=\mathrm{S}+$ R'y for each latch
(v) Construct the transition table
(vi) Circle all stable states

| ${ }^{\text {x1x2 }}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 00 | (00) | (00) | 01 | 00 |
| 01 | 01 | (01) | 11 | 11 |
| 11 | 00 | (11) | (11) | 10 |
| 10 | 00 | (10) | 11 | 10 |

## Implementation: Example

- Given the transition table, obtain the sequential circuit with SR latches


$S=x 1 x^{\prime} 2$

$R=x^{\prime} 1$


## Implementation: Procedure

- Given the transition table, the general procedure for implementing a circuit with SR latches is
(i) Derive a pair of maps for each $S_{i}$ and $R_{i}(i=1,2, \ldots . k)$
(ii) Derive the simplified Boolean function for each Si and Ri (remember $\mathrm{S}_{\mathrm{i}} \mathrm{R}_{\mathrm{i}}=0$ )
(iii) Draw the logic diagram using k latches


## Design Example

- To design a gated latch
- D, data input; G, gating input; $Q$, the output
- $Q<--D$ if $G=1$ and $Q$ retains its previous value if $G=0$
- Gated latch state table
state Inputs Output Comments

D G
$\begin{array}{lll}\text { a } & 0 & 1\end{array}$
b $\quad 1 \quad 1$
c $\quad 0 \quad 0$
d 10
e 10
f 00

Q
$0 \quad G=1$
$1 \quad G=1$
0 after state a or d
0 after state c
1 after state $b$ or $f$
1 after state e

## Gated Latch: Flow Table

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
| a | c, - | (a) 0 | b, - | -, |
| b | -, - | a, - | (b) 1 | e, - |
| c | ©.) 0 | a, | -, - | d, |
| d | c, - | $\because$, | b, - | (a) 0 |
| e | f, - | $\because$, | b, - | ©. 1 |
| f | (f. 1 | a, - | -, - | e, - |

- The primitive flow table has only one stable state in each row


## Primitive Flow Table Reduction

| a | DG |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 11 | 10 |
|  | c, - | (a) 0 | b, - | -, - |
| c | (c.) 0 | a, - | -, - | d, - |
| d | c, - | -, - | b, - | (d.) 0 |





## Transition Table and Logic Diagram



## Unstable States

- Unlike stable states, the unstable states have unspecified outputs
- Can cause momentary undesirable output
a
b
c

| (a. 0 | $\mathrm{~b},-$ |
| :--- | :--- |
| $\mathrm{c},-$ | (b. 0 |
| c. 1 | $\mathrm{~d},-$ |
| $\mathrm{a},-$ | (d. 1 |

Flow table (given)


Output assignment

## Design procedure for asynchronous circuits

(i) Obtain a primitive table from specifications
(ii) Reduce flow table by merging rows in the primitive flow table
(iii) Assign binary state variables to each row of reduced table
(iv) Assign output values to dashes associated with unstable states to obtain the output map
(v) Simplify Boolean functions for excitation and output variables;
(vi) Draw the logic diagram

## Systematic reduction of Flow and State Tables

- Two techniques:
o (i) Implications table, and
- (ii) Merger diagram
- Implication table
- Tabulation of possible equivalent states (rows)
- Tick for equivalent, and $X$ for not equivalent
- Two states, $a, b$ are equivalent iff
(i) outputs are equivalent
(ii) transfers to the same (or equivalent state(s) for given input sequence


## Example: Implication Table

- State table to be reduced

| Present state | Next state $X=0 \quad X=1$ | Output |  |
| :---: | :---: | :---: | :---: |
| a | d b | 0 | 0 |
| b | e a | 0 | 0 |
| C | g f | 0 | 1 |
| d | a d | 1 | 0 |
| e | a d | 1 | 0 |
| $f$ | c b | 0 | 0 |
| g | a e | 1 | 0 |

# Example: Implication Table 



## Example: Reduced State Table

- Reduced table

- The equivalent states are
o (a,b), (d,e), (d,g), (e,g)
- Hence the reduced states are
- (a,b), c, (d,e,g), f


## Hazards

■ Unwanted switching transients, "glitches", that may cause circuit to malfunction

o Static 1 hazard

- Glitches are inherent in a digital circuit and can not be eliminated totally
- Similarly static 0 hazard can be explained
- Dynamic hazards
o the output changes multiple times instead of $0-->1$ or $1-->0$ transition
- Example of a dynamic hazard

