

























	7					
Present State		Input	Next	Next State		
Α	В	x	Α	В	У	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	0	1	
0	1	1	1	1	0	
1	0	0	0	0	1	
1	0	1	1	0	0	
1	1	0	0	0	1	
1	1	1	1	0	0	











Pre St	sent ate	Input	Next	State	Output
Α	В	x	Α	В	у
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1













				ext ate	Out	tput
	h a a a a i a a a d		X=0	X=1	X=0	X= 1
States must	be assigned	а	а	b	0	0
coded binary	/ values	b	с	d	0	0
In order to r	ealize with	С	а	d	0	0
physical co	d	е	d	0	1	
	e a		4	d 0		
		e	a	u	0	
State	Assignment 1	e Assignm	nent 2		Assignme	nt 3
State	Assignment 1 Binary	e Assignm Gray c	nent 2 ode	4 	Assignme One-ho	nt 3 t
State a	Assignment 1 Binary 000	e Assignm Gray c 000	nent 2 ode		Assignme One-ho 00001	nt 3 it
State a b	Assignment 1 Binary 000 001	e Assignm Gray c 000	nent 2 ode		Assignme One-ho 00001 00010	nt 3 it
State a b c	Assignment 1 Binary 000 001 010	e Assignm Gray c 000 001 011	nent 2 ode	4 	Assignme One-ho 00001 00010 00100	nt 3 t
State a b c d	Assignment 1 Binary 000 001 010 011	e Assignm Gray c 000 001 011 010	nent 2 ode		Assignme One-ho 00001 00010 00100 01000	nt 3 t









Given the state table, design the circuit using JK flip flops									
Present State		Input Next State		Flip-flop Inputs					
Α	В	x	Α	В	JA	K _A	J _B	K _B	
0	0	0	0	0	0	Х	0	Х	
0	0	1	0	1	0	X	1	Х	
0	1	0	1	0	1	X	Х	1	
0	1	1	0	1	0	X	Х	0	
1	0	0	1	0	Х	0	0	Х	
1	0	1	1	1	Х	0	1	Х	
1	1	0	1	1	Х	0	Х	0	
1	1	1	0	0	Х	1	Х	1	





