


Section 3: Combinational Logic Design

- Major Topics
 - Design Procedure
 - Multilevel circuits
 - Design with XOR gates
 - Adders and Subtractors
 - Binary parallel adder
 - Decoders
 - Encoders
 - Multiplexers
 - Programmed Logic Devices

Department of Electrical Engineering, University of Waterloo

Combinational Logic

- The outputs are functions only of *current* values of the inputs (*no history*)



Department of Electrical Engineering, University of Waterloo

Comment on Circuit Analysis

1) Algebraic

- o (a) Label all gate outputs
- o (b) Write equation for each gate
- o (c) Simplify

$$F = z + w$$

$$w = (d + e)'$$

$$z = x \cdot y$$

$$y = c'$$

$$x = (a \cdot b)'$$

$$F = x \cdot y + (d + e)'$$

$$= (ab)'c' + (d + e)' = (a' + b')c' + d'e'$$

$$= a'c' + b'c' + d'e'$$

Department of Electrical Engineering, University of Waterloo

2) Write truth table from Inspection of Circuit

- o Sometimes easier
- o More error prone
- o harder to check

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>F</i>
<i>X</i>	<i>X</i>	<i>X</i>	<i>O</i>	<i>O</i>	<i>1</i>
<i>X</i>	<i>O</i>	<i>O</i>	<i>X</i>	<i>X</i>	<i>1</i>
<i>O</i>	<i>X</i>	<i>O</i>	<i>X</i>	<i>X</i>	<i>1</i>
all others					<i>0</i>

Department of Electrical Engineering, University of Waterloo

Design Procedure

- **Problem stated**
- **Input and Output variables determined**
- **Input and Output variables are assigned names**
- **Truth table developed for all Outputs**
- **A simplified Boolean function for each Output is obtained ****
 - **** constraints** - minimum number of gates and Inputs to gate
 - minimum number of IC packages and interconnections
 - propagation times (delay, speed)
 - drive capacity of gates
 - **POWER !**
- **Logic Diagram drawn**
 - Normally assume complements of Inputs are available
 - If not, generate them with inverter

Department of Electrical Engineering, University of Waterloo

Evolution of Logic Design

- **Till the mid-1960's each gate in a logic circuit was a vacuum tube or transistor and the design goal was very simple**
 - Minimize the number of gates
- **With the development of Integrated Circuits (ICs) two design goals emerged**
 - For the *chip designer*
 - placing a complex function in a limited chip area
 - this requires that the number of gates and interconnections be minimized
 - For the *system designer*
 - minimize the number of IC packages required for the circuit

Department of Electrical Engineering, University of Waterloo


■ **As time progressed the complexity of IC packages available increased**

SSI	Small Scale Integration	≈ 10 gates	(4 NAND gates)
MSI	Medium Scale Integration	$\approx 10^2$ gates	(4 bit adder)
LSI	Large Scale Integration	$\approx 10^3$ gates	(microprocessors, memory, PLD)
VLSI	Very Large Scale Integration	$> 10^4$ gates	(complex processors, large memories, gate arrays)

Department of Electrical Engineering, University of Waterloo

■ **Large system logic design has gone in cycles between using standard components and developing custom circuits**

- Standard Components




Department of Electrical Engineering, University of Waterloo

- o Custom Components

(Adapted from "Makimoto's Wave", IEEE Spectrum, Jan 1992)

- It should be noted that, for a given technology, custom circuits are faster and can provide greater functionality.
- Typical large system evolution:



Department of Electrical Engineering, University of Waterloo

Digital Logic Families

- **The most widely used logic families are:**
 - o TTL Transistor-transistor logic
 - For many years this was the standard
 - o ECL Emitter-coupled logic
 - Used for high speed circuits
 - o CMOS Complementary metal-oxide semiconductor
 - Very low power consumption, good speed
 - High packing density
 - Easy fabrication
- **Originally CMOS was slower than TTL, but progress in CMOS (smaller features) improved CMOS speed and it became the dominant technology around 1990.**

Department of Electrical Engineering, University of Waterloo

▪ Typical gate characteristics (two input NAND)

	Noise Margin (V)	Fan-out	Power (mW)	Nominal Delay (ns)
TTL	0.4	10	10	10
Schottky TTL	0.4	10	20	3
ECL	0.15	25	25	0.05
CMOS	0.5	4	0.001	0.1

(100 Mhz)

Department of Electrical Engineering, University of Waterloo

	MSI	PLDs	Programmable Gate Arrays	Gate Arrays	Custom VLSI
Integration in Gates	100	100-2k	1k-10M	1k-100k	1k-100M
Speed	Fast	Slow to Medium	Slow to Medium	Slow to Fast	Fast
Function defined by User	No	Yes	Yes	Yes	Yes
Time to Customize	-	Seconds	Seconds	Weeks	Months
User Programmable	No	Yes	Yes	No	No

Department of Electrical Engineering, University of Waterloo

Design of Large Systems


- **FACTS:**
 - If inverters are ignored, minimum number of gates is normally given by a two level OR-AND or AND-OR circuits (single function)
 - Two level circuits have minimum delay (unless the number of inputs is large)
- **However:**
 - Cannot ignore inverters
 - Often generating multiple functions – Logic reuse
 - Two level circuits often require that gates have an excessive number of inputs
 - There are tricks in NAND and NOR circuits to eliminate inverters

Department of Electrical Engineering, University of Waterloo

Multi-Level Circuit Design

- (1) Try to reduce the number of inputs to the gates by factoring
 - Consider:

	yz	00	01	11	10
wx					
00			1	1	
01	1	1	1		
11					
10	1	1	1	1	



$$F = w'xy + w'z + wx'$$

2 2-input gates


2 3-input gates

3 inverters

7 gates with 13 inputs

Department of Electrical Engineering, University of Waterloo

- If only two-input gates are permissible, splitting the three input gates yields:




Department of Electrical Engineering, University of Waterloo

Multi-Level NAND Circuit: Design and Analysis

- Given Boolean expression, draw the schematic with AND, OR and Inverter gates
- Convert all AND gates to NAND gates with AND-Invert symbols
- Convert all OR gates to NAND gates with Invert-OR symbols
- Check all inversion symbols (small circles) along signal paths, if needed add an inverter (1-input NAND gate)

Department of Electrical Engineering, University of Waterloo



Multi-Level NOR Circuit: Design and Analysis

-
- Given the algebraic expression, draw the AND-OR logic diagram
- Convert all OR gates to NOR gates with ON-Invert symbols
- Convert all AND gates to NOR gates with Invert-AND symbols
- Any inversion (small circle) that is not compensated by another small circle, needs an inversion (10input NOR gate)

Department of Electrical Engineering, University of Waterloo

$$F = (w' + x')(w + x + z)(w + y' + z)$$

$$= (w' + x')(w + z + xy')$$

3 2- input NORs
 1 3- input NORs
 2 inverters

 6 gates

Department of Electrical Engineering, University of Waterloo

■ If only two-input gates are available some gates must be split

5 input NOR
 3 inverters

 8 gates

Department of Electrical Engineering, University of Waterloo

Circuit Design Using XOR Gates


- Example

- o Looks nasty!

$$F = (w \oplus x \oplus y \oplus z)'$$

$$= (w \oplus x \oplus y \oplus z)'$$

wx \ yz	00	01	11	10
00	1		1	
01		1		1
11	1		1	
10		1		1



Department of Electrical Engineering, University of Waterloo

Adders and Subtractors

- Adders and subtractors are important components in many logic circuits


- 3.6.1 Half-Adder

- o $(CS)_2 = x$ plus y

x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = x'y + xy' = x \oplus y$$

$$C = xy$$



Department of Electrical Engineering, University of Waterloo

Full - Adder

$(CS)_2 = x \text{ plus } y \text{ plus } z$

x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

FA

HA, HA, OR

Department of Electrical Engineering, University of Waterloo

	yz	00	01	11	10
x	0		1		1
1	1	1		1	

	yz	00	01	11	10
x	0			1	
1	1		1	1	1

$S = x'y'z + x'yz' + xy'z' + xyz = x \oplus y \oplus z$
 $C = xy + xz + yz$

S

C

Note: The circuit inputs are symmetrical in x, y and z

Department of Electrical Engineering, University of Waterloo

Half - Subtractor

- Generate $x - y$.
- Let
 - D - Difference
 - B - Borrow

x	y	B	D
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

$$D = x'y + xy' = S \text{ of Half- Adder}$$


$$B = x'y$$

Department of Electrical Engineering, University of Waterloo

Full - Subtractor

- $(x - y) - z$ where (z represents a borrow)

x	y	z	B	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1



$$D = x'y'z + x'yz' + xy'y' + xyz$$

$$= S \text{ of Full- Adder}$$

$$= x \oplus y \oplus z$$

$$B = x'y + x'z + yz$$

(same as C of Full - Adder except x is inverted)


Department of Electrical Engineering, University of Waterloo

Binary Parallel Adder

- **Required:** Add two n -bit numbers plus carry
- **(1) Classical Approach**
 - $2n + 1$ inputs, $n + 1$ outputs
Design a $(n + 1)$ output, 2 level design
 - Problem:
 - Too many gates
 - Fan-in too large
 - Not practical for $n > 3$

Department of Electrical Engineering, University of Waterloo

- **(2) Use iterative circuit; reduces gate count and fan-in**




- For $n = 4$
 - 8 inputs a, b
 - 1 inputs c_1
 - 4 outputs s_i
 - 1 output c_5
 - 2 $V_{CC}, ground$
 - 16 pin package

Department of Electrical Engineering, University of Waterloo

- o Problem:

- Although fewer gates, slower than 2-level circuit because of carry propagation
- Propagation delay = (average delay of gate) x (no. of gate levels)



- 2 gate delays per Full - Adder for carry
- For an n - bit adder:
delay = $2n$ x gate delay

Department of Electrical Engineering, University of Waterloo

- Compare with the classical (and impractical) 2-level method:
delay = 2 x gate delay
- To make faster
 - o Faster gates
 - expense
 - heat
 - o More complexity but less delay
 - o Most common approach
 - Carry Look ahead

Department of Electrical Engineering, University of Waterloo

Carry Lookahead Logic

- Define:

- o Carry Propagate

$$P_i = a_i \oplus b_i$$

- o Carry Generate

$$G_i = a_i b_i$$

- o Now

$$s_i = a_i \oplus b_i \oplus c_i$$

$$= P_i \oplus c_i$$

$$c_{i+1} = a_i b_i + a_i c_i + b_i c_i$$

$$= a_i b_i + a_i b_i' c_i + a_i' b_i c_i$$

$$= G_i + c_i P_i$$

Department of Electrical Engineering, University of Waterloo

- Observe:

- o All carries can be generated simultaneously

$$c_2 = G_1 + P_1 c_1$$

$$c_3 = G_2 + P_2 c_2 = G_2 + P_2 G_1 + P_2 P_1 c_1$$

$$c_4 = G_3 + P_3 c_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 c_1$$

- Delay?

- P_i, G_i

XOR and AND \longrightarrow 2 gate delays

- c_i

two-level AND - OR \longrightarrow 2 gate delays

- s_i

XOR \longrightarrow 2 gate delays

- 6 gate delays independent of n

- o n limited by connections and gate loading

Department of Electrical Engineering, University of Waterloo

■ **Note:**

$$c_5 = G_4 + P_4 c_4$$


$$= G_* + P_* c_1$$

○ Where

$$G_* = G_4 + P_4 G_3 + P_4 P_3 G_2 + P_4 P_3 P_2 G_1$$


$$P_* = P_4 P_3 P_2 P_1$$

○ Typical Adder chip



Department of Electrical Engineering, University of Waterloo

Ripple Carry Between Chips



Department of Electrical Engineering, University of Waterloo

Twos Complement Adder/Subtractor

- Let $a_n \dots a_1$ and $b_n \dots b_1$ be binary numbers in twos complement representation
- Consider the circuit

- If $X = 0$ the circuit adds $a_n \dots a_1$ and $b_n \dots b_1$
- If $X = 1$ the circuit subtracts $b_n \dots b_1$ from $a_n \dots a_1$
- The same circuit will also add/subtract unsigned binary numbers

Department of Electrical Engineering, University of Waterloo

Magnitude Comparator

- **Classical Approach**
 - 3 outputs, $2n$ inputs
 - Almost impossible if $n > 3$
- **Approach**
 - Do in two steps
 - (1) Define

$$x_i \equiv (A_i \odot B_i) = A_i B_i + A_i' B_i', 0 \leq i < 3$$

Department of Electrical Engineering, University of Waterloo

- (2) Now

$$F_1 = (A = B) = x_3 x_2 x_1 x_0$$

$$\begin{aligned} F_2 = (A > B) &= (A_3 > B_3) \\ &+ (A_3 = B_3) \cdot (A_2 > B_2) \\ &+ (A_3 = B_3) \cdot (A_2 = B_2) \cdot (A_1 > B_1) \\ &+ (A_3 = B_3) \cdot (A_2 = B_2) \cdot (A_1 = B_1) \cdot (A_0 > B_0) \\ &= A_3 B'_3 + x_3 A_2 B'_2 + x_3 x_2 A_1 B'_1 + x_3 x_2 x_1 A_0 B'_0 \end{aligned}$$

$$\begin{aligned} F_3 &= A'_3 B_3 + x_3 A'_2 B_2 + x_3 x_2 A'_1 B_1 + x_3 x_2 x_1 A'_0 B_0 \\ &= (F_1 + F_2)' \end{aligned}$$

Department of Electrical Engineering, University of Waterloo

Decoders and Multiplexers

- As well as the intended application, these circuits can frequently be used to realize simple functions at low cost
 - Decoders
 - Demultiplexer
 - Encoder
 - Multiplexer

Department of Electrical Engineering, University of Waterloo


Decoders

- Code of n bits can represent 2^n elements
- n - to - m line decoder converts an n bit input into m distinct outputs
- If $m = 2^n$, decoder produces all minterms

Truth Table


x	y	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Note: Only one output asserted




Department of Electrical Engineering, University of Waterloo

- **Decoder with enable line**





- o Note inverters
- Uniform load of one gate on all inputs

Truth Table	E	x	y	Y_0	Y_1	Y_2	Y_3
	1	X	X	1	1	1	1
	0	0	0	0	1	1	1
	0	0	1	1	0	1	1
	0	1	0	1	1	0	1
	0	1	1	1	1	1	0




Department of Electrical Engineering, University of Waterloo



Function Implementation Using Decoders

- Example : $F_1 = \Sigma (0,4,5,7)$ $F_2 = \Sigma (1,4,7)$




- Reasonable method if
 - many outputs
 - each output has only a few minterms
- If any function requires more than half of the minterms generate F and use a NOR gate

Department of Electrical Engineering, University of Waterloo

Demultiplexer

- Put input on one of m output lines, according to values on select lines
- Just decoder with lines renamed




- Selected output equals E , all others 1

Department of Electrical Engineering, University of Waterloo

Encoders

- Reverse operation to decoder
- Assumes only one input line active
- Example : 4 lines to 2 (binary)



binary number output is $(yz)_2$

Department of Electrical Engineering, University of Waterloo

Priority Encoders

- More than 1 active input line
- Output corresponds to input line with highest subscript

D_0	D_1	D_2	D_3	x	y	z
X	X	X	1	1	1	1
X	X	1	0	1	1	0
X	1	0	0	1	0	1
1	0	0	0	1	0	0
0	0	0	0	0	0	0

$$x = D_0 + D_1 + D_2 + D_3$$

$$y = D_2 + D_3$$

$$z = D_3 + D_1 D_2$$


Department of Electrical Engineering, University of Waterloo

Multiplexers

- **Multiplexing**


- Concentrating information from a large number of lines onto a smaller number of lines

- Example: **Telecommunications**



Department of Electrical Engineering, University of Waterloo

- Example: **Computers**




Department of Electrical Engineering, University of Waterloo

■ **Key Component: Multiplexer (MUX)**


- Example: 4 x 1 MUX

s_1	s_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



Department of Electrical Engineering, University of Waterloo

- Implementation : Obvious




- **Note:** Looks like a decoder with extra input line to AND gate, and AND outputs Ored
- Usually, also on "enable" (or "strobe") input for expanding multiplexers.

Department of Electrical Engineering, University of Waterloo

Applications

- 1) Multiplexing Applications
- 2) Sequential Circuits
- 3) Boolean Function Implementation
 - a) naïve approach, n select lines for function of n variables



⇒ two level AND-OR circuit

Department of Electrical Engineering, University of Waterloo

- b) Better approach, $(n - 1)$ select lines for functions of n variables

– **How:** $(n - 1)$ variables go to select lines, n^{th} variables, complement, 0 or 1 goes to MUX inputs

– Example: $F(x, y, z) = \sum (2, 3, 4, 6)$

select:	yz	00	01	10	11	desired output
output:		I_0	I_1	I_2	I_3	
$x = 0$		m_0	m_1	m_2	m_3	
1		m_4	m_5	m_6	m_7	
inputs:	(I_i)					

Department of Electrical Engineering, University of Waterloo

When $yz = 00$ Then $F = x$
 When $yz = 01$ Then $F = 0$
 When $yz = 10$ Then $F = 1$
 When $yz = 11$ Then $F = x'$

Department of Electrical Engineering, University of Waterloo

= **Note:** Should try several selections for MUX input
 $F(x,y,z) = \sum(2,3,4,6)$

select:	xz	00	01	10	11
output:		I_0	I_1	I_2	I_3
	$y = 0$	m_0	m_1	m_2	m_3
	1	m_4	m_5	m_6	m_7

inputs: (I_i)

= saved an inverter

Department of Electrical Engineering, University of Waterloo

Summary

- **Decoder**
 - For many outputs, few minterms
- **MUX**
 - For single output, many minterms
- **Use for small combinational circuits not available in MSI or LSI**
- **For large circuits, use programmed logic devices (PLDs) or custom logic**

Department of Electrical Engineering, University of Waterloo

Programmable Logic Devices

- **Programmable Logic Devices (PLDs) are intended for prototyping or for final applications where the volume does not justify the cost and delay of custom VLSI design**
 - There are four major classifications
 - Read - Only Memory (ROM)
 - Programmable Array Logic (PAL)*
 - Programmable Logic Array (PLA)
 - Field Programmable Gate Arrays (FPGA) & Complex Programmable Logic Devices (CPLD)
- * PAL is a trade mark of Advanced Micro Devices

Department of Electrical Engineering, University of Waterloo

- o All four come in many forms. Some key distinctions:

- **Mask Programming**

- o The logic design is fixed during the last few steps of manufacturing

- **Programmable**

- o With appropriate hardware the logic gates are "programmed" to have the desired configuration

- **Erasable**


- o The pattern that was programmed can be erased
- o Some devices are erased by ultraviolet light, others are erased electrically

Department of Electrical Engineering, University of Waterloo

Read - Only Memory (ROM)

- Use input variables as the address to a memory location

- o Memory contents are function values



- Can use to generate m functions of n variables

Department of Electrical Engineering, University of Waterloo

▪ **Internal Construction : (in principle)**

o "Fuses" are

- a) Mask Programmable
- b) "Blown" by "programming" device (PROM)
 - o Some PROM can be erased (EPROM or EEPROM)
- o Good for generating several functions of many variables
- o Good for prototype
- o Inefficient use of space if there are many "don't care" cases

Department of Electrical Engineering, University of Waterloo


Types of ROM

- **Several technologies for ROM implementation**
- **ROM – Customized in manufacturing, one time programmable**
- **PROM (Programmable Read Only Memory)**
 - o PROM contains fuses giving logic 1 or 0 to a particular bit. User blows the fuse for programming
 - o One time programmable
- **EPROM (Electrically Programmable Read Only Memory)**
 - o Can be "erased" by exposure to UV light; otherwise same as a PROM
 - o Multiple time programmable
- **EEPROM (Electrically Erasable Programmable Read Only Memory)**
 - o Can be "erased electrically" otherwise same as a PROM
 - o Multiple time programmable
- **Extra pins in these devices for programming data (bit stream) is applied**

Department of Electrical Engineering, University of Waterloo

Programmable Logic Array (PLA)

- Same idea as ROM except “don't cares” can be eliminated
- Generalized AND-OR and AND-OR-INVERT which is mask or field programmed by removing unwanted fuses
- **General Form**



Department of Electrical Engineering, University of Waterloo

- One set of fuses determines variables input into AND gates
- Second set of fuses determines product terms input into OR gates
- Third set of fuses selects AND-OR or AND-OR-INVERT realization
 - not all PLAs have the AND-OR-INVERT choice

Department of Electrical Engineering, University of Waterloo

▪ **Example:**

- Note: Unrealistically small

$F_1 = \sum (0,4,5,7,9)$ $F_2 = \sum (0,1,2,8,10,11,12,13,14,15)$

yz	00	01	11	10
wx				
00	1			
01	1	1	1	
11				
10		1		

F_1

yz	00	01	11	10
wx				
00	1	1		1
01				
11	1	1	1	1
10	1		1	1

F_2

yz	00	01	11	10
wx				
00	1			
01	1	1	1	
11				
10		1		

F'_1

yz	00	01	11	10
wx				
00	1	1		1
01				
11	1	1	1	1
10	1		1	1

F'_2

Department of Electrical Engineering, University of Waterloo

- $F_1 = w'y'z' + w'xz + wx'y'z$ $F_2 = w'x'y' + wx + wy + x'z'$
 $F'_1 = w'x'z' + yz' + wx + wz' + wy$ $F'_2 = w'x + wx'y'z$
 or $= w'x'z' + yz' + wx + wz' + x'y$
- **Select whichever of**
 - $F_1F_2, F_1F'_2, F'_1F_2$ or $F'_1F'_2$
 minimizes the number of product terms
 (Number of product terms is the limiting factor)
- **PLA specification**

	product term	inputs				outputs	
		w	x	y	z	F_1	F_2
$w'y'z'$	1	0	-	0	0	1	-
$w'xz$	2	0	1	-	1	1	-
$wx'y'z$	3	1	0	0	1	1	1
$w'x$	4	0	1	-	-	-	1
$w'yz$	5	0	-	1	1	-	1
	true / complement →					T	C

Department of Electrical Engineering, University of Waterloo


Programmed Array Logic Devices

- A Programmed Array Logic (PAL)* device is an alternative to a PLA
 - Only one level of programming
 - Programmable AND
 - Fixed OR
 - Opposite of ROM
 - Easier to program but less flexible
 - Less expensive to manufacture and somewhat faster due to only having one level of configurable logic
 - Many PALs have some bi-directional input/output pins
 - Many PALs have flip-flops
- * PAL is a trademark of Advanced Micro Devices

Department of Electrical Engineering, University of Waterloo

Programmable Array Logic (PAL)

- Example of a PAL:




$$f_1 = x_1x_2 + x_1\bar{x}_3$$

$$f_2 = \bar{x}_2x_3 + x_1x_3$$

Department of Electrical Engineering, University of Waterloo

Programmable Array Logic (PAL)

- Sometimes the outputs are fed back internally and can be used to create product terms.




Department of Electrical Engineering, University of Waterloo

Simple Programmable Logic Device (SPLD)

- To implement sequential circuits, take a PAL and add some flip-flops at the output of the OR plane.

- For example...



- Above circuit (plus SOP from the AND plane and OR gate) form a MacroCell.
- Several MacroCells together in the same IC is called an SPLD.

Department of Electrical Engineering, University of Waterloo


Complex Programmable Logic Device (CPLD)

- PLA, PAL and SPLD typically contain small number of outputs (e.g., 16 outputs) with many inputs (e.g., 36 inputs) and a fair number of product terms.
 - Therefore only good for simple circuits where each equation has a wide fanin.
- Using a Complex Programmable Logic Device (CPLD) is the “next step” if we have a large complicated circuit...
- CPLD consists of many SPLD connected together by a Programmable Routing Fabric all in the same IC.

Department of Electrical Engineering, University of Waterloo

Complex Programmable Logic Device (CPLD)

- Typical architecture (each PAL-like block has many inputs – e.g., 36 -, many product terms – e.g., 80 – and several outputs – e.g., 16).



Department of Electrical Engineering, University of Waterloo

Types of PLA, PAL, SPLD and CPLD

- Programming of these devices is similar to ROM; i.e., these devices are typically either PROM, EPROM or EEPROM.
- Programming info is generated (perhaps with a software tool), and the bit stream of program info is provided to one (or a few) additional pins on the device.
- Also possible (these days) to have SRAM-based PLDs...
 - In SRAM devices, the programming info is **lost** when power is **turned off**.
 - Necessary to re-program device every time the system is powered up.
 - Often to see a **configuration EPROM** beside an SRAM based PLD on a circuit board.
- **Two chip solution... The EPROM holds the program that gets applied to the PLD upon power up.**

Department of Electrical Engineering, University of Waterloo


Field Programmable Gate Array (FPGA)

- Another type of programmable device capable of handling large circuits.
- Different from a CPLD:
 - Logic is not implemented in terms of Product Terms/MacroCells
 - Implemented using Lookup Table (LUT) which are like little memories

Department of Electrical Engineering, University of Waterloo

Field Programmable Gate Array (FPGA)


- Typical FPGA consists of many small logic blocks interconnected by programmable routing resources.



Department of Electrical Engineering, University of Waterloo

Field Programmable Gate Array (FPGA)

- Can “zoom in” around a logic block.




- Routing resources around the logic blocks need to be programmed so signals get “routed” to where they are needed.

Department of Electrical Engineering, University of Waterloo

Field Programmable Gate Array (FPGA)

- Can “zoom in” inside a logic block (e.g., 3-input logic block):




- Can implement any 3-input function by properly programming the configuration bits.

Department of Electrical Engineering, University of Waterloo

Random Access Memory (RAM)


- Storage device to which we can both read and write information.



Department of Electrical Engineering, University of Waterloo

Random Access Memory (RAM)

- Internally, we need to be able to both read and write to bits of memory.
- Consider the following circuit that can function as a bit of memory:




- Note:** circuit is not really made like this, but this will function correctly to explain the concept...

Department of Electrical Engineering, University of Waterloo

Random Access Memory (RAM)

- Take 1-bit memory and connect them into an array:



Department of Electrical Engineering, University of Waterloo