## Section 3: Combinational Logic <br> - Major Topics <br> Design

- Design Procedure
- Multilevel circuits
- Design with XOR gates
- Adders and Subtractors
- Binary parallel adder
- Decoders
- Encoders
- Multiplexers
- Programmed Logic Devices


## Combinational Logic

- The outputs are functions only of current values of the inputs (no history)



## Comment on Circuit Analysis

- 1) Algebraic
(a) Label all gate outputs
(b) Write equation for each gate
(c) Simplify
$F=z+w$
$w=(d+e)^{\prime}$
$z=x \cdot y$
$y=c^{\prime}$
$x=(a \bullet b)^{\prime}$
$F=x \cdot y+(d+e)^{\prime}$
$=(a b)^{\prime} c^{\prime}+(d+e)^{\prime}=\left(a^{\prime}+b^{\prime}\right) c^{\prime}+d^{\prime} e^{\prime}$
$=a^{\prime} c^{\prime}+b^{\prime} c^{\prime}+d^{\prime} e^{\prime}$
- 2) Write truth table from Inspection of Circuit
- Sometimes easier
- More error prone
- harder to check



## Design Procedure

- Problem stated
- Input and Output variables determined
- Input and Output variables are assigned names
- Truth table developed for all Outputs
- A simplified Boolean function for each Output is obtained **
- ** constraints - minimum number of gates and Inputs to gate
- minimum number of IC packages and interconnections
- propagation times (delay, speed)
- drive capacity of gates
- POWER!
- Logic Diagram drawn
- Normally assume complements of Inputs are available
- If not, generate them with inverter


## Evolution of Logic Design

- Till the mid-1960's each gate in a logic circuit was a vacuum tube or transistor and the design goal was very simple
- Minimize the number of gates
- With the development of Integrated Circuits (ICs) two design goals emerged
- For the chip designer
= placing a complex function in a limited chip area
- this requires that the number of gates and interconnections be minimized
- For the system designer
- minimize the number of IC packages required for the circuit
- As time progressed the complexity of IC packages available increased
$\left.\begin{array}{cl}\text { SSI } & \begin{array}{l}\text { Small Scale } \\ \text { Integration }\end{array} \\ \text { MSI } & \begin{array}{l}\text { Medium Scale } \\ \text { Integration }\end{array} \\ \text { LSI gates } & \approx 10^{2} \text { gates (4 NAND gates) } \\ \text { (4 bit adder) } \\ \text { Large Scale } & \approx 10^{3} \text { gates }\end{array} \begin{array}{l}\text { (microprocessors, } \\ \text { memory, PLD) }\end{array}\right]$
- Large system logic design has gone in cycles between using standard components and developing customs circuits
- Standard Components

- Custom Components
(Adapted from "Makimoto's Wave", IEEE Spectrum, Jan 1992)
- It should be noted that, for a given technology, custom circuits are faster and can provide greater functionality.
Typical large system evolution:
Field-programmable
gate array
Custom VLSI
(standard cells)


## Digital Logic Families

- The most widely used logic families are:
- TTL Transistor-transistor logic
- For many years this was the standard
- ECL Emitter-coupled logic
- Used for high speed circuits
- CMOS Complementary metal-oxide semiconductor
- Very low power consumption, good speed
- High packing density
- Easy fabrication
- Originally CMOS was slower than TTL, but progress in CMOS (smaller features) improved CMOS speed and it became the dominant technology around 1990.

| Typical gate characteristics (two input NAND) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Noise Margin (V) | Fan-out | Power (mW) | Nominal Delay (ns) |
| TTL | 0.4 | 10 | 10 | 10 |
| Schottky TTL | 0.4 | 10 | 20 | 3 |
| ECL | 0.15 | 25 | 25 | 0.05 |
| CMOS | 0.5 | 4 | 0.001 | 0.1 |
| (100 Mhz) |  |  |  |  |


|  |  |  |  |  |  |  | MSI | PLDs | Programmable <br> Gate Arrays | Gate <br> Arrays | Custom <br> VLSI |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Integration in <br> Gates | 100 | $100-2 k$ | 1 k-10M | $1 k-100 \mathrm{k}$ | 1k-100M |  |  |  |  |  |  |
| Speed | Fast | Slow to <br> Medium | Slow to Medium | Slow to <br> Fast | Fast |  |  |  |  |  |  |
| Function <br> defined by User <br> Timeto <br> Customize | No | Yes | Yes | Yes | Yes |  |  |  |  |  |  |
| User <br> Programmable | No | Yeconds | Seconds | Weeks | Months |  |  |  |  |  |  |

## Design of Large Systems <br> - FACTS:

- If inverters are ignored, minimum number of gates is normally given by a two level OR-AND or AND-OR circuits (single function)
- Two level circuits have minimum delay (unless the number of inputs is large)
- However:
- Cannot ignore inverters
- Often generating multiple functions - Logic resuse
- Two level circuits often require that gates have an excessive number of inputs
- There are tricks in NAND and NOR circuits to eliminate inverters


## Multi-Level Circuit Design

- (1) Try to reduce the number of inputs to the gates by factoring
- Consider:


- If only two-input gates are permissible, splitting the three input gates yields:



## Multi-Level NAND Circuit: Design and Analysis

- Given Boolean expression, draw the schematic with AND, OR and Inverter gates
- Convert all AND gates to NAND gates with AND-Invert symbols
- Convert all OR gates to NAND gates with Invert-OR symbols
- Check all inversion symbols (small circles) along signal paths, if needed add an inverter (1-input NAND gate)



## Multi-Level NOR Circuit: Design and Analysis

- Given the algebraic expression, draw the AND-OR logic diagram
- Convert all OR gates to NOR gates with ON-Invert symbols
- Convert all AND gates to NOR gates with Invert-AND symbols
- Any inversion (small circle) that is not compensated by another small circle, needs an inversion (10input NOR gate)


Department of Electrical Engineering, University of Waterloo

- If only two-input gates are available some gates must be split



## Circuit Design Using XOR Gates

- Example
- Looks nasty!

$$
F=(w \oplus x \oplus y \oplus z)^{\prime}
$$

$$
=(w \oplus x \oplus y \oplus z)^{\prime}
$$

| $w x y z$ | $\mathbf{0 0}$ | $\mathbf{0 1}$ | $\mathbf{1 1}$ | $\mathbf{1 0}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0 0}$ | 1 |  | 1 |  |
| $\mathbf{0 1}$ |  | 1 |  | 1 |
| $\mathbf{1 1}$ | 1 |  | 1 |  |
| $\mathbf{1 0}$ |  | 1 |  | 1 |



## Adders and Subtractors

- Adders and subtractors are important components in many logic circiuts
- 3.6.1 Half- Adder
- $(\mathrm{CS})_{2}=x$ plus $y$

| $\mathbf{x}$ | $\mathbf{y}$ | $\mathbf{C}$ | $\mathbf{S}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |


$S=x^{\prime} y+x y^{\prime}=x \oplus y$
$C=x y$

Full - Adder



## Half - Subtractor

- Generate $x-y$.
- Let
- D-Difference
- B-Borrow

| $x$ | $y$ | $B$ | $D$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |

$D=x^{\prime} y+x y^{\prime}=S$ of Half- Adder $B=x^{\prime} y$

## Full - Subtractor

- ( $x-y$ ) -z where ( $z$ represents a borrow)

| $x$ | $y$ | $z$ | $B$ | $D$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

$D=x^{\prime} y^{\prime} z+x^{\prime} y z^{\prime}+x y^{\prime} y^{\prime}+x y z$
$=S$ of Full- Adder
$=x \oplus y \oplus z$
$B=x^{\prime} y+x^{\prime} z+y z$
(same as $C$ of Full - Adder except $x$ is inverted)

## Binary Parallel Adder

- Required: Add two $n$-bit numbers plus carry
- (1) Classical Approach
- $2 n+1$ inputs, $n+1$ outputs

Design a $(n+1)$ output, 2 level design

- Problem:
- Too many gates
- Fan-in too large
= Not practical for $n>3$
- (2) Use iterative circuit; reduces gate count and fan-in

- Problem:
- Although fewer gates, slower than 2-level circuit because of carry propagation
- Propagation delay $=$ (average delay of gate) $x$ (no. of gate levels)

= 2 gate delays per Full - Adder for carry
- For an $n$ - bit adder: delay $=2 n \times$ gate delay
- Compare with the classical (and impractical) 2-level method: delay $=2 \times$ gate delay
- To make faster
- Faster gates
- expense
- heat
- More complexity but less delay
- Most common approach
- Carry Look ahead


## Carry Lookahead Logic

- Define:
- Carry Propagate
$P_{i}=a_{i} \oplus b_{i}$
- Carry Generate
$G_{i}=a_{i} b_{i}$
- Now
$s_{i}=a_{i} \oplus b_{i} \oplus c_{i}$
$=P_{i} \oplus c_{i}$
$c_{i+1}=a_{i} b_{i}+a_{i} c_{i}+b_{i} c_{i}$
$=a_{i} b_{i}+a_{i} b_{i}^{\prime} c_{i}+a_{i}^{\prime} b_{i} c_{i}$
$=G_{i}+c_{i} P_{i}$
- Observe:
- All carries can be generated simultaneously

$$
\begin{aligned}
& c_{2}=G_{1}+P_{1} c_{1} \\
& c_{3}=G_{2}+P_{2} c_{2}=G_{2}+P_{2} G_{1}+P_{2} P_{1} c_{1} \\
& c_{4}=G_{3}+P_{3} c_{3}=G_{3}+P_{3} G_{2}+P_{3} P_{2} G_{1}+P_{3} P_{2} P_{1} c_{1}
\end{aligned}
$$

- Delay?
$=P_{i}, G_{i}$
XOR and AND 2 gate delays
$=c_{i}$ two-level AND - OR 2 gate delays
$=S_{i}$ XOR 2 gate delays
- 6 gate delays independent of $n$
- $n$ limited by connections and gate loading
- Note:
$c_{5}=G_{4}+P_{4} c_{4}$
$=G_{*}+P_{\star} c_{1}$
- Where
$G_{*}=G_{4}+P_{4} G_{3}+P_{4} P_{3} G_{2}+P_{4} P_{3} P_{2} G_{1}$
$P_{*}=P_{4} P_{3} P_{2} P_{1}$
- Typical Adder chip



## Ripple Carry Between Chips



## Twos Complement Adder/Subtractor

- Let $a_{n} \ldots a_{1}$ and $b_{n} \ldots b_{1}$ be binary numbers in twos complement representation
- Consider the circuit

- If $X=0$ the circuit adds $a_{n} \ldots a_{1}$ and $b_{n} \ldots b_{1}$
- If $X=0$ the circuit subtracts $b_{n} \ldots b_{1}$ from $a_{n} \ldots a_{1}$
- The same circuit will also add/subtract unsigned binary numbers


## Magnitude Comparator



- Classical Approach
- 3 outputs, $2 n$ inputs
- Almost impossible if $n>3$
- Approach
- Do in two steps
= (1) Define

$$
x_{i} \equiv\left(A_{i} \odot B_{i}\right)=A_{i} B_{i}+A_{i}^{\prime} B_{i}^{\prime}, 0 \leq i<3
$$

(2) Now

$$
\begin{aligned}
& F_{1}=(A=B)=x_{3} x_{2} x_{1} x_{0} \\
& F_{2}=(A>B)=\left(A_{3}>B_{3}\right) \\
& +\left(A_{3}=B_{3}\right) \cdot\left(A_{2}>B_{2}\right) \\
& +\left(A_{3}=B_{3}\right) \cdot\left(A_{2}=B_{2}\right) \cdot\left(A_{1}>B_{1}\right) \\
& +\left(A_{3}=B_{3}\right) \cdot\left(A_{2}=B_{2}\right) \cdot\left(A_{1}=B_{1}\right) \cdot\left(A_{0}>B_{0}\right) \\
& =A_{3} B_{3}^{\prime}+x_{3} A_{2} B^{\prime}{ }_{2}+x_{3} x_{2} A_{1} B^{\prime}{ }_{1}+x_{3} x_{2} x_{1} A_{0} B^{\prime}{ }_{0} \\
& F_{3}=A_{3}^{\prime} B_{3}+x_{3} A^{\prime}{ }_{2} B_{2}+x_{3} x_{2} A^{\prime}{ }_{1} B_{1}+x_{3} x_{2} x_{1} A^{\prime}{ }_{0} B_{0} \\
& =\left(F_{1}+F_{2}\right)^{\prime}
\end{aligned}
$$

## Decoders and Multiplexers

- As well as the intended application, these circuits can frequently be used to realize simple functions at low cost
- Decoders
- Demultiplexer
- Encoder
- Multiplexer


## Decoders

- Code of $\boldsymbol{n}$ bits can represent $2^{n}$ elements
- $n$ - to - $\boldsymbol{m}$ line decoder converts an $\boldsymbol{n}$ bit input into $m$ distinct outputs
- If $\boldsymbol{m}=\mathbf{2}^{\boldsymbol{n}}$, decoder produces all minterms

| © Example: 2 - to - 4 decod |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Truth Table |  |  |  |  |  |
| $\mathbf{x}$ | $\mathbf{y}$ | $\mathbf{D}_{0}$ | $\mathbf{D}_{1}$ | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{3}}$ |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |

Note: Only one output asserted



- Uniform load of one gate on all inputs
- Truth Table

| $\boldsymbol{E}$ | $\boldsymbol{x}$ | $\boldsymbol{y}$ | $\boldsymbol{Y}_{\mathbf{0}}$ | $\boldsymbol{Y}_{\mathbf{1}}$ | $\boldsymbol{Y}_{\mathbf{2}}$ | $\boldsymbol{Y}_{\mathbf{3}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $X$ | $X$ | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 |



- Common Decoders (other than $\boldsymbol{n}$-to- $\mathbf{2 n}^{\boldsymbol{n}}$ )
- BCD to decimal

- BCD to 7 segment
= Normally organized so "don't care" conditions are 0 outputs
- Applications
- Address decoding (in components etc.)
- Sequential circuits (state decoding)
- Boolean function implementation


## Function Implementation Using

 Decoders- Example: $F_{1}=\Sigma(0,4,5,7) \quad F_{2}=\Sigma(1,4,7)$

- Reasonable method if
- many outputs
- each output has only a few minterms
- If any function requires more than half of the minterms generate $F^{\prime}$ and use a NOR gate


## Demultiplexer

- Put input on one of $m$ output lines, according to values on select lines
- Just decoder with lines renamed

- Selected output equals $E$, all others 1


## Encoders

- Reverse operation to decoder
- Assumes only one input line active
- Example : 4 lines to 2 (binary)

binary number output is $(y z)_{2}$


## Priority Encoders

- More than 1 active input line
- Output corresponds to input line with highest subscript

| $D_{0}$ | $D_{1}$ | $D_{2}$ | $D_{3}$ | $x$ | $y$ | $z$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | 1 | 1 | 1 | 1 |
| $X$ | $X$ | 1 | 0 | 1 | 1 | 0 |
| $X$ | 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |

$x=D_{0}+D_{1}+D_{2}+D_{3}$
$y=D_{2}+D_{3}$
$z=D_{3}+D_{1} D_{5}^{\prime}$

## Multiplexers

- Multiplexing
- Concentrating information from a large number of lines onto a smaller number of lines
- Example: Telecommunications

- Example: Computers

- Key Component: Multiplexer (MUX)
- Example: $4 \times 1$ MUX

| $\boldsymbol{s}_{\mathbf{1}}$ | $\boldsymbol{s}_{\mathbf{0}}$ | $\boldsymbol{Y}$ |
| :---: | :---: | :---: |
| 0 | 0 | $I_{0}$ |
| 0 | 1 | $I_{1}$ |
| 1 | 0 | $I_{2}$ |
| 1 | 1 | $I_{3}$ |



- Implementation: Obvious

- Note: Looks like a decoder with extra input line to AND gate, and AND outputs Ored
- Usually, also on "enable" (or "strobe") input for expanding multiplexers.


## Applications

- 1) Multiplexing Applications
- 2) Sequential Circuits
- 3) Boolean Function Implementation
- a) naïve approach, $n$ select lines for function of $n$ variables

$\Longrightarrow$ two level AND-OR circuit
- b) Better approach, ( $n-1$ ) select lines for functions of $n$ variables
= How: (n-1) variables go to select lines, $n^{\text {th }}$ variables, complement, 0 or 1 goes to MUX inputs
= Example: $F(x, y, z)=\sum(2,3,4,6)$
select:
output:


| 00 | 01 | 10 | 11 |
| :--- | :--- | :--- | :--- |
| $I_{0}$ | $I_{1}$ | $I_{2}$ | $I_{3}$ |
| $m_{0}$ | $m_{1}$ | $m_{2}$ | $m_{3}$ |

desired output
inputs: ( $I_{i}$ )
 desired output


Department of Electrical Engineering, University of Waterloo


## Summary

- Decoder
- For many outputs, few minterms
- MUX
- For single output, many minterms
- Use for small combinational circuits not available in MSI or LSI
- For large circuits, use programmed logic devices (PLDs) or custom logic


## Programmable Logic Devices

- Programmable Logic Devices (PLDs) are intended for prototyping or for final applications where the volume does not justify the cost and delay of custom VLSI design
- There are four major classifications
= Read - Only Memory (ROM)
- Programmable Array Logic (PAL)*
- Programmable Logic Array (PLA)
= Field Programmable Gate Arrays (FPGA) \& Complex Programmable Logic Devices (CPLD)
* PAL is a trade mark of Advanced Micro Devices
- All four come in many forms. Some key distinctions:
- Mask Programming
- The logic design is fixed during the last few steps of manufacturing
- Programmable
- With appropriate hardware the logic gates are "programmed" to have the desired configuration
- Erasable
- The pattern that was programmed can be erased
- Some devices are erased by ultraviolet light, others are erased electrically


## Read - Only Memory (ROM)

- Use input variables as the address to a memory location
- Memory contents are function values

- Can use to generate $m$ functions of $n$ variables


Department of Electrical Engineering, University of Waterloo

## Types of ROM

- Several technologies for ROM implementation
- ROM - Customized in manufacturing, one time programmable
- PROM (Programmable Read Only Memory)
- PROM contains fuses giving logic 1 or 0 to a particular bit. User blows the fuse for programming
- One time programmable
- EPROM (Electrically Programmable Read Only Memory)
- Can be "erased" by exposure to UV light; otherwise same as a PROM
- Multiple time programmable
- EEPROM (Electrically Erasable Programmable Read Only Memory)
- Can be "erased electrically" otherwise same as a PROM
- Multiple time programmable
- Extra pins in these devices for programming data (bit stream) is applied


## Programmable Logic Array (PLA)

- Same idea as ROM except "don't cares" can be eliminated
- Generalized AND-OR and AND-OR-INVERT which is mask or field programmed by removing unwanted fuses

- One set of fuses determines variables input into AND gates
- Second set of fuses determines product terms input into OR gates
- Third set of fuses selects AND-OR or AND-OR-INVERT realization
- not all PLAs have the AND-OR-INVERT choice


## - Example:

- Note: Unrealistically small

$$
\overline{F_{1}=\sum}(0,4,5,7,9)
$$

$$
F_{2}=\sum(0,1,2,8,10,11,12,13,14,15)
$$


$F_{1}$


$F_{1}^{\prime}$

- $F_{1}=w^{\prime} y^{\prime} z^{\prime}+w^{\prime} x z+w x^{\prime} y^{\prime} z \quad F_{2}=w^{\prime} x^{\prime} y^{\prime}+w x+w y+x^{\prime} z^{\prime}$ $F_{1}^{\prime}=w^{\prime} x^{\prime} z^{\prime}+y z^{\prime}+w x+w z^{\prime}+w y \quad F_{2}^{\prime}=w^{\prime} x+w x^{\prime} y^{\prime} z$ or $=w^{\prime} x^{\prime} z^{\prime}+y z^{\prime}+w x+w z^{\prime}+x^{\prime} y$
- Select whichever of
- $F_{1} F_{2}, F_{1} F_{2}^{\prime}, F_{1}^{\prime} F_{2}$ or $F_{1}^{\prime} F_{2}^{\prime}$
minimizes the number of product terms
(Number of product terms is the limiting factor)

| PLA specification | product term | inputs |  |  |  | outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | w | $x$ | $y$ | $z$ | $F_{1}$ | $F_{2}$ |
| $w^{\prime} y^{\prime} z^{\prime}$ | 1 | 0 | - | 0 | 0 | 1 | - |
| $w^{\prime} x z$ | 2 | 0 | 1 | - | 1 | 1 | - |
| $w x^{\prime} y^{\prime} z$ | 3 | 1 | 0 | 0 | 1 | 1 | 1 |
| $w^{\prime} x$ | 4 | 0 | 1 | - | - | - | 1 |
| w'yz | 5 | 0 | - | 1 | 1 | - | 1 |
| true / complement $\rightarrow$ |  |  |  |  |  | T | C |

## Programmed Array Logic Devices

- A Programmed Array Logic (PAL)* device is an alternative to a PLA
- Only one level of programming
- Programmable AND
- Fixed OR
- Opposite of ROM
- Easier to program but less flexible
- Less expensive to manufacture and somewhat faster due to only having one level of configurable logic
- Many PALs have some bi-directional input/output pins
- Many PALs have flip-flops
* PAL is a trademark of Advanced Micro Devices


## Programmable Array Logic (PAL)

- Example of a PAL:


$$
\begin{aligned}
f_{1} & =x_{1} x_{2}+x_{1} \bar{x}_{3} \\
f_{2} & =\bar{x}_{2} x_{3}+x_{1} x_{3}
\end{aligned}
$$

## Programmable Array Logic (PAL)

- Sometimes the outputs are fed back internally and can be used to create product terms.



## Simple Programmable Logic Device (SPLD)

- To implement sequential circuits, take a PAL and add some flip-flops at the output of the OR plane.
- For example...

- Above circuit (plus SOP from the AND plane and OR gate) form a MacroCell.
- Several MacroCells together in the same IC is called an SPLD.


## Complex Programmable Logic Device (CPLD)

- PLA, PAL and SPLD typically contain small number of outputs (e.g., 16 outputs) with many inputs (e.g., 36 inputs) and a fair number of product terms.
- Therefore only good for simple circuits where each equation has a wide fanin.
- Using a Complex Programmable Logic Device (CPLD) is the "next step" if we have a large complicated circuit...
- CLPD consists of many SPLD connected together by a Programmable Routing Fabric all in the same IC.


## Complex Programmable Logic Device (CPLD)

- Typical architecture (each PAL-like block has many inputs - e.g., 36-, many product terms - e.g., 80 - and several outputs - e.g., 16).



## Types of PLA, PAL, SPLD and CPLD

- Programming of these devices is similar to ROM; i.e., these devices are typically either PROM, EPROM or EEPROM.
- Programming info is generated (perhaps with a software tool), and the bit stream of program info is provided to one (or a few) additional pins on the device.
- Also possible (these days) to have SRAM-based PLDs...
- In SRAM devices, the programming info is lost when power is turned off.
- Necessary to re-program device every time the system is powered up.
- Often to see a configuration EPROM beside an SRAM based PLD on a circuit board.
- Two chip solution... The EPROM holds the program that gets applied to the PLD upon power up.


## Field Programmable Gate Array (FPGA)

- Another type of programmable device capable of handling large circuits.
- Different from a CPLD:
- Logic is not implemented in terms of Product Terms/MacroCells
- Implemented using Lookup Table (LUT) which are like little memories


## Field Programmable Gate Array (FPGA)

- Typical FPGA consists of many small logic blocks interconnected by programmable routing resources.



## Field Programmable Gate Array (FPGA)

- Can "zoom in" around a logic block.

- Routing resources around the logic blocks need to be programmed so signals get "routed" to where they are needed.


## Field Programmable Gate Array (FPGA)

- Can "zoom in" inside a logic block (e.g., 3-input logic block):

- Can implement any 3-input function by properly programming the configuration bits.


## Random Access Memory (RAM)

- Storage device to which we can both read and write information.



## Random Access Memory (RAM)

- Internally, we need to be able to both read and write to bits of memory.
- Consider the following circuit that can function as a bit of memory:

- Note: circuit is not really made like this, but this will function correctly to explain the concept...


## Random Access Memory (RAM)

- Take 1-bit memory and connect them into an array:


