Aosen Xiong

I am a Ph.D. student in Electrical and Computer Engineering at the University of Waterloo, advised by Prof. Werner Dietl.

My work sits at the boundary of programming languages, type systems, program verification, and usable developer tooling. I believe in the co-design of type systems and program verifiers, and in software-hardware co-design for building reliable systems.